mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 01:18:52 +09:00
![Tom Rini](/assets/img/avatar_default.png)
- In ARMv8 NXP Layerscape platforms we also need to make use of CONFIG_SYS_RELOC_GD_ENV_ADDR now, do so. - On ENV_IS_IN_REMOTE, CONFIG_ENV_OFFSET is never used, drop the define to 0. - Add Kconfig entry for ENV_ADDR. - Make ENV_ADDR / ENV_OFFSET depend on the env locations that use it. - Add ENV_xxx_REDUND options that depend on their primary option and SYS_REDUNDAND_ENVIRONMENT - On a number of PowerPC platforms, use SPL_ENV_ADDR not CONFIG_ENV_ADDR for the pre-main-U-Boot environment location. - On ENV_IS_IN_SPI_FLASH, check not for CONFIG_ENV_ADDR being set but rather it being non-zero, as it will now be zero by default. - Rework the env_offset absolute in env/embedded.o to not use CONFIG_ENV_OFFSET as it was the only use of ENV_OFFSET within ENV_IS_IN_FLASH. - Migrate all platforms. Cc: Wolfgang Denk <wd@denx.de> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Patrick Delaunay <patrick.delaunay@st.com> Cc: uboot-stm32@st-md-mailman.stormreply.com Signed-off-by: Tom Rini <trini@konsulko.com> Acked-by: Joe Hershberger <joe.hershberger@ni.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
115 lines
3.7 KiB
C
115 lines
3.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuration header file for K3 J721E EVM
|
|
*
|
|
* Copyright (C) 2018-2019 Texas Instruments Incorporated - http://www.ti.com/
|
|
* Lokesh Vutla <lokeshvutla@ti.com>
|
|
*/
|
|
|
|
#ifndef __CONFIG_J721E_EVM_H
|
|
#define __CONFIG_J721E_EVM_H
|
|
|
|
#include <linux/sizes.h>
|
|
#include <config_distro_bootcmd.h>
|
|
#include <environment/ti/mmc.h>
|
|
#include <environment/ti/k3_rproc.h>
|
|
#include <environment/ti/ufs.h>
|
|
|
|
/* DDR Configuration */
|
|
#define CONFIG_SYS_SDRAM_BASE1 0x880000000
|
|
|
|
/* SPL Loader Configuration */
|
|
#ifdef CONFIG_TARGET_J721E_A72_EVM
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SPL_TEXT_BASE + \
|
|
CONFIG_SYS_K3_NON_SECURE_MSRAM_SIZE)
|
|
#else
|
|
/*
|
|
* Maximum size in memory allocated to the SPL BSS. Keep it as tight as
|
|
* possible (to allow the build to go through), as this directly affects
|
|
* our memory footprint. The less we use for BSS the more we have available
|
|
* for everything else.
|
|
*/
|
|
#define CONFIG_SPL_BSS_MAX_SIZE 0xA000
|
|
/*
|
|
* Link BSS to be within SPL in a dedicated region located near the top of
|
|
* the MCU SRAM, this way making it available also before relocation. Note
|
|
* that we are not using the actual top of the MCU SRAM as there is a memory
|
|
* location filled in by the boot ROM that we want to read out without any
|
|
* interference from the C context.
|
|
*/
|
|
#define CONFIG_SPL_BSS_START_ADDR (CONFIG_SYS_K3_BOOT_PARAM_TABLE_INDEX -\
|
|
CONFIG_SPL_BSS_MAX_SIZE)
|
|
/* Set the stack right below the SPL BSS section */
|
|
#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SPL_BSS_START_ADDR
|
|
/* Configure R5 SPL post-relocation malloc pool in DDR */
|
|
#define CONFIG_SYS_SPL_MALLOC_START 0x84000000
|
|
#define CONFIG_SYS_SPL_MALLOC_SIZE SZ_16M
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_K3_SPL_ATF
|
|
#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "tispl.bin"
|
|
#endif
|
|
|
|
#define CONFIG_SPL_MAX_SIZE CONFIG_SYS_K3_MAX_DOWNLODABLE_IMAGE_SIZE
|
|
|
|
#define CONFIG_SYS_BOOTM_LEN SZ_64M
|
|
#define CONFIG_CQSPI_REF_CLK 133333333
|
|
|
|
/* HyperFlash related configuration */
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
|
|
|
|
/* U-Boot general configuration */
|
|
#define EXTRA_ENV_J721E_BOARD_SETTINGS \
|
|
"default_device_tree=" CONFIG_DEFAULT_DEVICE_TREE ".dtb\0" \
|
|
"findfdt=setenv fdtfile ${default_device_tree}\0" \
|
|
"loadaddr=0x80080000\0" \
|
|
"fdtaddr=0x82000000\0" \
|
|
"overlayaddr=0x83000000\0" \
|
|
"name_kern=Image\0" \
|
|
"console=ttyS2,115200n8\0" \
|
|
"args_all=setenv optargs earlycon=ns16550a,mmio32,0x02800000\0" \
|
|
"run_kern=booti ${loadaddr} ${rd_spec} ${fdtaddr}\0"
|
|
|
|
/* U-Boot MMC-specific configuration */
|
|
#define EXTRA_ENV_J721E_BOARD_SETTINGS_MMC \
|
|
"boot=mmc\0" \
|
|
"mmcdev=1\0" \
|
|
"bootpart=1:2\0" \
|
|
"bootdir=/boot\0" \
|
|
"rd_spec=-\0" \
|
|
"init_mmc=run args_all args_mmc\0" \
|
|
"get_fdt_mmc=load mmc ${bootpart} ${fdtaddr} ${bootdir}/${fdtfile}\0" \
|
|
"get_overlay_mmc=" \
|
|
"fdt address ${fdtaddr};" \
|
|
"fdt resize 0x100000;" \
|
|
"for overlay in $name_overlays;" \
|
|
"do;" \
|
|
"load mmc ${bootpart} ${overlayaddr} ${bootdir}/${overlay} && " \
|
|
"fdt apply ${overlayaddr};" \
|
|
"done;\0" \
|
|
"get_kern_mmc=load mmc ${bootpart} ${loadaddr} " \
|
|
"${bootdir}/${name_kern}\0"
|
|
|
|
#ifdef DEFAULT_RPROCS
|
|
#undef DEFAULT_RPROCS
|
|
#endif
|
|
#define DEFAULT_RPROCS "" \
|
|
"3 /lib/firmware/j7-main-r5f0_1-fw " \
|
|
"4 /lib/firmware/j7-main-r5f1_0-fw " \
|
|
"6 /lib/firmware/j7-c66_0-fw " \
|
|
"7 /lib/firmware/j7-c66_1-fw " \
|
|
"8 /lib/firmware/j7-c71_0-fw "
|
|
|
|
/* Incorporate settings into the U-Boot environment */
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
DEFAULT_MMC_TI_ARGS \
|
|
EXTRA_ENV_J721E_BOARD_SETTINGS \
|
|
EXTRA_ENV_J721E_BOARD_SETTINGS_MMC \
|
|
EXTRA_ENV_RPROC_SETTINGS \
|
|
DEFAULT_UFS_TI_ARGS
|
|
|
|
/* Now for the remaining common defines */
|
|
#include <configs/ti_armv7_common.h>
|
|
|
|
#endif /* __CONFIG_J721E_EVM_H */
|