mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 17:08:52 +09:00
![Marek Vasut](/assets/img/avatar_default.png)
Convert the R8A7791 Porter board to DM and DT. This implies mostly enabling the necessary configuration options and plucking out the ad-hoc configuration from the board file. Moreover, the pre-reloc malloc size was increased to allow the clock driver to start up early without running out of malloc space and the early stack was moved further up in the DRAM to avoid rewriting U-Boot itself. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
78 lines
1.9 KiB
C
78 lines
1.9 KiB
C
/*
|
|
* include/configs/porter.h
|
|
* This file is Porter board configuration.
|
|
*
|
|
* Copyright (C) 2015 Renesas Electronics Corporation
|
|
* Copyright (C) 2015 Cogent Embedded, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef __PORTER_H
|
|
#define __PORTER_H
|
|
|
|
#undef DEBUG
|
|
#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Porter"
|
|
|
|
#include "rcar-gen2-common.h"
|
|
|
|
#if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
|
|
#define CONFIG_SYS_TEXT_BASE 0x70000000
|
|
#else
|
|
#define CONFIG_SYS_TEXT_BASE 0xE6304000
|
|
#endif
|
|
|
|
#if defined(CONFIG_ARCH_RMOBILE_EXTRAM_BOOT)
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0x7023FFFC
|
|
#else
|
|
#define CONFIG_SYS_INIT_SP_ADDR 0xE633fffC
|
|
#endif
|
|
#define STACK_AREA_SIZE 0xC000
|
|
#define LOW_LEVEL_MERAM_STACK \
|
|
(CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
|
|
|
|
/* MEMORY */
|
|
#define RCAR_GEN2_SDRAM_BASE 0x40000000
|
|
#define RCAR_GEN2_SDRAM_SIZE (2048u * 1024 * 1024)
|
|
#define RCAR_GEN2_UBOOT_SDRAM_SIZE (1024u * 1024 * 1024)
|
|
|
|
/* SCIF */
|
|
|
|
/* FLASH */
|
|
#define CONFIG_SPI
|
|
#define CONFIG_SH_QSPI
|
|
#define CONFIG_SPI_FLASH_QUAD
|
|
|
|
/* SH Ether */
|
|
#define CONFIG_SH_ETHER_USE_PORT 0
|
|
#define CONFIG_SH_ETHER_PHY_ADDR 0x1
|
|
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
|
|
#define CONFIG_SH_ETHER_CACHE_WRITEBACK
|
|
#define CONFIG_SH_ETHER_CACHE_INVALIDATE
|
|
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
|
|
#define CONFIG_BITBANGMII
|
|
#define CONFIG_BITBANGMII_MULTI
|
|
|
|
/* Board Clock */
|
|
#define RMOBILE_XTAL_CLK 20000000u
|
|
#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
|
|
#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
|
|
|
|
#define CONFIG_SYS_TMU_CLK_DIV 4
|
|
|
|
/* i2c */
|
|
#define CONFIG_SYS_I2C
|
|
#define CONFIG_SYS_I2C_SH
|
|
#define CONFIG_SYS_I2C_SLAVE 0x7F
|
|
#define CONFIG_SYS_I2C_SH_NUM_CONTROLLERS 3
|
|
#define CONFIG_SYS_I2C_SH_SPEED0 400000
|
|
#define CONFIG_SYS_I2C_SH_SPEED1 400000
|
|
#define CONFIG_SYS_I2C_SH_SPEED2 400000
|
|
#define CONFIG_SH_I2C_DATA_HIGH 4
|
|
#define CONFIG_SH_I2C_DATA_LOW 5
|
|
#define CONFIG_SH_I2C_CLOCK 10000000
|
|
|
|
#define CONFIG_SYS_I2C_POWERIC_ADDR 0x58 /* da9063 */
|
|
|
|
#endif /* __PORTER_H */
|