mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 05:13:21 +09:00
![]() Defaults are for Infineon DDR timings. Since none of the supported boards currently do XIP boot, these seem to be faulty. fix the values as per the calculations(ACTIMA,B), conf the sdrc power with pwdnen and wakeupproc bits Signed-off-by: Nishanth Menon <nm@ti.com> |
||
---|---|---|
.. | ||
clocks_omap3.h | ||
clocks.h | ||
cpu.h | ||
gpio.h | ||
i2c.h | ||
mem.h | ||
mmc_host_def.h | ||
mmc.h | ||
mux.h | ||
omap3.h | ||
omap_gpmc.h | ||
sys_proto.h |