mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 10:46:15 +09:00
89f2fa0b5e
Yes, it is possible to have a dedicated UCLASS PHY driver
for this Rockchip PCIe PHY but there are some issues on
Generic PHY framework to support the same.
The Generic PHY framework is unable to get the PHY if
the PHY parent is of a different uclass.
Say if we try to get the PCIe PHY then the phy-uclass
will look for PHY in the first instance if it is not
in the root node it will try to probe the parent by
assuming that the actual PHY is inside the parent PHY
of UCLASS_PHY. But, in rk3399 hardware representation
PHY like emmc, usb and pcie are part of syscon which
is completely a different of UCLASS_SYSCON.
Example:
grf: syscon@ff770000 {
compatible = "rockchip,rk3399-grf", "syscon", "simple-mfd";
reg = <0x0 0xff770000 0x0 0x10000>;
#address-cells = <1>;
#size-cells = <1>;
pcie_phy: pcie-phy {
compatible = "rockchip,rk3399-pcie-phy";
clocks = <&cru SCLK_PCIEPHY_REF>;
clock-names = "refclk";
#phy-cells = <1>;
resets = <&cru SRST_PCIEPHY>;
drive-impedance-ohm = <50>;
reset-names = "phy";
status = "disabled";
};
};
Due to this limitation, this patch adds a separate PHY
driver for Rockchip PCIe. This might be removed in future
once Generic PHY supports this limitation.
Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Tested-by: Suniel Mahesh <sunil@amarulasolutions.com> #roc-rk3399-pc
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
47 lines
1.8 KiB
Makefile
47 lines
1.8 KiB
Makefile
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
# (C) Copyright 2000-2007
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
|
|
ifneq ($(CONFIG_DM_PCI),)
|
|
obj-$(CONFIG_DM_VIDEO) += pci_rom.o
|
|
obj-$(CONFIG_PCI) += pci-uclass.o pci_auto.o
|
|
obj-$(CONFIG_DM_PCI_COMPAT) += pci_compat.o
|
|
obj-$(CONFIG_PCI_SANDBOX) += pci_sandbox.o
|
|
obj-$(CONFIG_SANDBOX) += pci-emul-uclass.o
|
|
obj-$(CONFIG_X86) += pci_x86.o pci_rom.o
|
|
else
|
|
obj-$(CONFIG_PCI) += pci.o pci_auto_old.o
|
|
endif
|
|
obj-$(CONFIG_PCI) += pci_auto_common.o pci_common.o
|
|
|
|
obj-$(CONFIG_PCIE_ECAM_GENERIC) += pcie_ecam_generic.o
|
|
obj-$(CONFIG_FSL_PCI_INIT) += fsl_pci_init.o
|
|
obj-$(CONFIG_PCI_INDIRECT_BRIDGE) += pci_indirect.o
|
|
obj-$(CONFIG_PCI_GT64120) += pci_gt64120.o
|
|
obj-$(CONFIG_PCI_MPC85XX) += pci_mpc85xx.o
|
|
obj-$(CONFIG_PCI_MSC01) += pci_msc01.o
|
|
obj-$(CONFIG_PCIE_IMX) += pcie_imx.o
|
|
obj-$(CONFIG_FTPCI100) += pci_ftpci100.o
|
|
obj-$(CONFIG_PCI_MVEBU) += pci_mvebu.o
|
|
obj-$(CONFIG_PCI_RCAR_GEN2) += pci-rcar-gen2.o
|
|
obj-$(CONFIG_PCI_RCAR_GEN3) += pci-rcar-gen3.o
|
|
obj-$(CONFIG_SH4_PCI) += pci_sh4.o
|
|
obj-$(CONFIG_SH7751_PCI) +=pci_sh7751.o
|
|
obj-$(CONFIG_SH7780_PCI) +=pci_sh7780.o
|
|
obj-$(CONFIG_PCI_TEGRA) += pci_tegra.o
|
|
obj-$(CONFIG_PCI_AARDVARK) += pci-aardvark.o
|
|
obj-$(CONFIG_PCIE_DW_MVEBU) += pcie_dw_mvebu.o
|
|
obj-$(CONFIG_PCIE_FSL) += pcie_fsl.o pcie_fsl_fixup.o
|
|
obj-$(CONFIG_PCIE_LAYERSCAPE) += pcie_layerscape.o
|
|
obj-$(CONFIG_PCIE_LAYERSCAPE) += pcie_layerscape_fixup.o pcie_layerscape_fixup_common.o
|
|
obj-$(CONFIG_PCIE_LAYERSCAPE_GEN4) += pcie_layerscape_gen4.o \
|
|
pcie_layerscape_gen4_fixup.o \
|
|
pcie_layerscape_fixup_common.o
|
|
obj-$(CONFIG_PCI_XILINX) += pcie_xilinx.o
|
|
obj-$(CONFIG_PCI_PHYTIUM) += pcie_phytium.o
|
|
obj-$(CONFIG_PCIE_INTEL_FPGA) += pcie_intel_fpga.o
|
|
obj-$(CONFIG_PCI_KEYSTONE) += pcie_dw_ti.o
|
|
obj-$(CONFIG_PCIE_MEDIATEK) += pcie_mediatek.o
|
|
obj-$(CONFIG_PCIE_ROCKCHIP) += pcie_rockchip.o pcie_rockchip_phy.o
|