mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![York Sun](/assets/img/avatar_default.png)
If DDR initialziation uses a speed table and the speed is not matched, print a warning message instead of silently ignoring. Signed-off-by: York Sun <yorksun@freescale.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
111 lines
3.2 KiB
C
111 lines
3.2 KiB
C
/*
|
|
* Copyright 2008-2009 Freescale Semiconductor, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* Version 2 as published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <common.h>
|
|
|
|
#include <asm/fsl_ddr_sdram.h>
|
|
#include <asm/fsl_ddr_dimm_params.h>
|
|
|
|
typedef struct {
|
|
u32 datarate_mhz_low;
|
|
u32 datarate_mhz_high;
|
|
u32 n_ranks;
|
|
u32 clk_adjust;
|
|
u32 cpo;
|
|
u32 write_data_delay;
|
|
u32 force_2T;
|
|
} board_specific_parameters_t;
|
|
|
|
/* ranges for parameters:
|
|
* wr_data_delay = 0-6
|
|
* clk adjust = 0-8
|
|
* cpo 2-0x1E (30)
|
|
*/
|
|
|
|
const board_specific_parameters_t board_specific_parameters[][20] = {
|
|
{
|
|
/* memory controller 0 */
|
|
/* lo| hi| num| clk| cpo|wrdata|2T */
|
|
/* mhz| mhz|ranks|adjst| | delay| */
|
|
#ifdef CONFIG_FSL_DDR2
|
|
{ 0, 333, 2, 4, 0x1f, 2, 0},
|
|
{334, 400, 2, 4, 0x1f, 2, 0},
|
|
{401, 549, 2, 4, 0x1f, 2, 0},
|
|
{550, 680, 2, 4, 0x1f, 3, 0},
|
|
{681, 850, 2, 4, 0x1f, 4, 0},
|
|
{ 0, 333, 1, 4, 0x1f, 2, 0},
|
|
{334, 400, 1, 4, 0x1f, 2, 0},
|
|
{401, 549, 1, 4, 0x1f, 2, 0},
|
|
{550, 680, 1, 4, 0x1f, 3, 0},
|
|
{681, 850, 1, 4, 0x1f, 4, 0}
|
|
#else
|
|
{ 0, 850, 2, 6, 0x1f, 4, 0},
|
|
{ 0, 850, 1, 4, 0x1f, 4, 0}
|
|
#endif
|
|
},
|
|
};
|
|
|
|
void fsl_ddr_board_options(memctl_options_t *popts,
|
|
dimm_params_t *pdimm,
|
|
unsigned int ctrl_num)
|
|
{
|
|
const board_specific_parameters_t *pbsp =
|
|
&(board_specific_parameters[ctrl_num][0]);
|
|
u32 num_params = sizeof(board_specific_parameters[ctrl_num]) /
|
|
sizeof(board_specific_parameters[0][0]);
|
|
u32 i;
|
|
ulong ddr_freq;
|
|
|
|
/* set odt_rd_cfg and odt_wr_cfg. If the there is only one dimm in
|
|
* that controller, set odt_wr_cfg to 4 for CS0, and 0 to CS1. If
|
|
* there are two dimms in the controller, set odt_rd_cfg to 3 and
|
|
* odt_wr_cfg to 3 for the even CS, 0 for the odd CS.
|
|
*/
|
|
for (i = 0; i < CONFIG_CHIP_SELECTS_PER_CTRL; i++) {
|
|
popts->cs_local_opts[i].odt_rd_cfg = 0;
|
|
popts->cs_local_opts[i].odt_wr_cfg = 1;
|
|
}
|
|
|
|
/* Get clk_adjust, cpo, write_data_delay,2T, according to the board ddr
|
|
* freqency and n_banks specified in board_specific_parameters table.
|
|
*/
|
|
ddr_freq = get_ddr_freq(0) / 1000000;
|
|
for (i = 0; i < num_params; i++) {
|
|
if (ddr_freq >= pbsp->datarate_mhz_low &&
|
|
ddr_freq <= pbsp->datarate_mhz_high &&
|
|
pdimm->n_ranks == pbsp->n_ranks) {
|
|
popts->clk_adjust = pbsp->clk_adjust;
|
|
popts->cpo_override = pbsp->cpo;
|
|
popts->write_data_delay = pbsp->write_data_delay;
|
|
popts->twoT_en = pbsp->force_2T;
|
|
break;
|
|
}
|
|
pbsp++;
|
|
}
|
|
|
|
if (i == num_params) {
|
|
printf("Warning: board specific timing not found "
|
|
"for data rate %lu MT/s!\n", ddr_freq);
|
|
}
|
|
|
|
/*
|
|
* Factors to consider for half-strength driver enable:
|
|
* - number of DIMMs installed
|
|
*/
|
|
popts->half_strength_driver_enable = 0;
|
|
popts->wrlvl_en = 1;
|
|
/* Write leveling override */
|
|
popts->wrlvl_override = 1;
|
|
popts->wrlvl_sample = 0xa;
|
|
popts->wrlvl_start = 0x8;
|
|
/* Rtt and Rtt_WR override */
|
|
popts->rtt_override = 1;
|
|
popts->rtt_override_value = DDR3_RTT_120_OHM;
|
|
popts->rtt_wr_override_value = 0; /* Rtt_WR= dynamic ODT off */
|
|
}
|