mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-20 08:58:52 +09:00
![Wolfgang Denk](/assets/img/avatar_default.png)
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
47 lines
1.3 KiB
C
47 lines
1.3 KiB
C
/*
|
|
* (C) Copyright 2003
|
|
* Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*******************************************************/
|
|
/* file: ports.h */
|
|
/* abstract: This file contains extern declarations */
|
|
/* for providing stimulus to the JTAG ports.*/
|
|
/*******************************************************/
|
|
|
|
#ifndef ports_dot_h
|
|
#define ports_dot_h
|
|
|
|
/* these constants are used to send the appropriate ports to setPort */
|
|
/* they should be enumerated types, but some of the microcontroller */
|
|
/* compilers don't like enumerated types */
|
|
#define TCK (short) 0
|
|
#define TMS (short) 1
|
|
#define TDI (short) 2
|
|
|
|
/*
|
|
* Use CONFIG_SYS_FPGA_xxx defines from board include file.
|
|
*/
|
|
#define JTAG_TMS CONFIG_SYS_FPGA_PRG /* output */
|
|
#define JTAG_TCK CONFIG_SYS_FPGA_CLK /* output */
|
|
#define JTAG_TDI CONFIG_SYS_FPGA_DATA /* output */
|
|
#define JTAG_TDO CONFIG_SYS_FPGA_DONE /* input */
|
|
|
|
/* set the port "p" (TCK, TMS, or TDI) to val (0 or 1) */
|
|
void setPort(short p, short val);
|
|
|
|
/* read the TDO bit and store it in val */
|
|
unsigned char readTDOBit(void);
|
|
|
|
/* make clock go down->up->down*/
|
|
void pulseClock(void);
|
|
|
|
/* read the next byte of data from the xsvf file */
|
|
void readByte(unsigned char *data);
|
|
|
|
void waitTime(long microsec);
|
|
|
|
#endif
|