mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 03:06:16 +09:00
00acf26044
MPC8548 integrated a PCIe controllers, which is compatible with the PCI Express™ Base Specification, Revision 1.0a, and this patch is to add DT node for the PCIe controller. Signed-off-by: Hou Zhiqiang <Zhiqiang.Hou@nxp.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
30 lines
696 B
Plaintext
30 lines
696 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* MPC8548CDS Device Tree Source
|
|
*
|
|
* Copyright 2006 - 2012 Freescale Semiconductor Inc.
|
|
* Copyright 2019 NXP
|
|
*/
|
|
|
|
/include/ "mpc8548.dtsi"
|
|
|
|
/ {
|
|
model = "fsl,MPC8548CDS";
|
|
compatible = "fsl,MPC8548CDS";
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
interrupt-parent = <&mpic>;
|
|
|
|
soc: soc8548@e0000000 {
|
|
ranges = <0x0 0x0 0xe0000000 0x100000>;
|
|
};
|
|
|
|
pcie: pcie@e000a000 {
|
|
reg = <0x0 0xe000a000 0x0 0x1000>; /* registers */
|
|
ranges = <0x01000000 0x0 0x00000000 0x0 0xe3000000 0x0 0x00100000 /* downstream I/O */
|
|
0x02000000 0x0 0xa0000000 0x0 0xa0000000 0x0 0x20000000>; /* non-prefetchable memory */
|
|
};
|
|
};
|
|
|
|
/include/ "mpc8548-post.dtsi"
|