mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-10-02 01:20:47 +09:00
a78cd86132
As part of testing booting Linux kernels on Rockchip devices, it was discovered by Ziyuan Xu and Sandy Patterson that we had multiple and for some cases incomplete isb definitions. This was causing a failure to boot of the Linux kernel. In order to solve this problem as well as cover any corner cases that we may also have had a number of changes are made in order to consolidate things. First, <asm/barriers.h> now becomes the source of isb/dsb/dmb definitions. This however introduces another complexity. Due to needing to build SPL for 32bit tegra with -march=armv4 we need to borrow the __LINUX_ARM_ARCH__ logic from the Linux Kernel in a more complete form. Move this from arch/arm/lib/Makefile to arch/arm/Makefile and add a comment about it. Now that we can always know what the target CPU is capable off we can get always do the correct thing for the barrier. The final part of this is that need to be consistent everywhere and call isb()/dsb()/dmb() and NOT call ISB/DSB/DMB in some cases and the function names in others. Reviewed-by: Stephen Warren <swarren@nvidia.com> Tested-by: Stephen Warren <swarren@nvidia.com> Acked-by: Ziyuan Xu <xzy.xu@rock-chips.com> Acked-by: Sandy Patterson <apatterson@sightlogix.com> Reported-by: Ziyuan Xu <xzy.xu@rock-chips.com> Reported-by: Sandy Patterson <apatterson@sightlogix.com> Signed-off-by: Tom Rini <trini@konsulko.com> |
||
|---|---|---|
| .. | ||
| tegra20 | ||
| tegra30 | ||
| tegra114 | ||
| tegra124 | ||
| tegra186 | ||
| tegra210 | ||
| ap.c | ||
| arm64-mmu.c | ||
| board2.c | ||
| board186.c | ||
| board.c | ||
| cache.c | ||
| clock.c | ||
| cmd_enterrcm.c | ||
| cpu.c | ||
| cpu.h | ||
| emc.c | ||
| emc.h | ||
| gpu.c | ||
| ivc.c | ||
| Kconfig | ||
| lowlevel_init.S | ||
| Makefile | ||
| pinmux-common.c | ||
| powergate.c | ||
| psci.S | ||
| spl.c | ||
| sys_info.c | ||
| xusb-padctl-common.c | ||
| xusb-padctl-common.h | ||
| xusb-padctl-dummy.c | ||