mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-17 16:47:59 +09:00
![]() Adds SERDES voltage and reset SERDES lanes API and makes enable/disable DDR controller support 0.9V API common. Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com> Signed-off-by: Rajesh Bhagat <rajesh.bhagat@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com> |
||
---|---|---|
.. | ||
asm | ||
debug |