mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-18 16:08:53 +09:00
![Matthias Schoepfer](/assets/img/avatar_default.png)
When using fitImage in AARCH64, the fdt is only 4 byte aligned. According to linux kernel -> Documentation/arm64/booting.txt, the fdt *must* be 8 byte aligned. Therefore, it is somewhat random, if you build a kernel that the fdt is 4 or 8 byte aligned. Removing fdt_high (or changing it to a valid 8 byte aligned address) solves this issue. Signed-off-by: Matthias Schoepfer <matthias.schoepfer@ithinx.io> CC: Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
93 lines
2.6 KiB
C
93 lines
2.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Board configuration file for Dragonboard 410C
|
|
*
|
|
* (C) Copyright 2015 Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
|
|
*/
|
|
|
|
#ifndef __CONFIGS_DRAGONBOARD410C_H
|
|
#define __CONFIGS_DRAGONBOARD410C_H
|
|
|
|
#include <linux/sizes.h>
|
|
#include <asm/arch/sysmap-apq8016.h>
|
|
|
|
/* Physical Memory Map */
|
|
#define PHYS_SDRAM_1 0x80000000
|
|
/* 1008 MB (the last ~30Mb are secured for TrustZone by ATF*/
|
|
#define PHYS_SDRAM_1_SIZE 0x3da00000
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x7fff0)
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x80000)
|
|
#define CONFIG_SYS_BOOTM_LEN SZ_64M
|
|
|
|
/* UART */
|
|
|
|
/* Generic Timer Definitions */
|
|
#define COUNTER_FREQUENCY 19000000
|
|
|
|
/* Fixup - in init code we switch from device to host mode,
|
|
* it has to be done after each HCD reset */
|
|
#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
|
|
|
|
/* BOOTP options */
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
|
|
#define BOOT_TARGET_DEVICES(func) \
|
|
func(USB, usb, 0) \
|
|
func(MMC, mmc, 1) \
|
|
func(MMC, mmc, 0) \
|
|
func(DHCP, dhcp, na)
|
|
|
|
#include <config_distro_bootcmd.h>
|
|
|
|
/* Does what recovery does */
|
|
#define REFLASH(file, part) \
|
|
"part start mmc 0 "#part" start && "\
|
|
"part size mmc 0 "#part" size && "\
|
|
"tftp $loadaddr "#file" && " \
|
|
"mmc write $loadaddr $start $size && "
|
|
|
|
#define CONFIG_ENV_REFLASH \
|
|
"mmc dev 0 && "\
|
|
"usb start && "\
|
|
"dhcp && "\
|
|
"tftp $loadaddr dragonboard/rescue/gpt_both0.bin && "\
|
|
"mmc write $loadaddr 0 43 && " \
|
|
"mmc rescan && "\
|
|
REFLASH(dragonboard/rescue/NON-HLOS.bin, 1)\
|
|
REFLASH(dragonboard/rescue/sbl1.mbn, 2)\
|
|
REFLASH(dragonboard/rescue/rpm.mbn, 3)\
|
|
REFLASH(dragonboard/rescue/tz.mbn, 4)\
|
|
REFLASH(dragonboard/rescue/hyp.mbn, 5)\
|
|
REFLASH(dragonboard/rescue/sec.dat, 6)\
|
|
REFLASH(dragonboard/rescue/emmc_appsboot.mbn, 7)\
|
|
REFLASH(dragonboard/u-boot.img, 8)\
|
|
"usb stop &&"\
|
|
"echo Reflash completed"
|
|
|
|
/* Environment */
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"reflash="CONFIG_ENV_REFLASH"\0"\
|
|
"loadaddr=0x81000000\0" \
|
|
"initrd_high=0xffffffffffffffff\0" \
|
|
"linux_image=Image\0" \
|
|
"kernel_addr_r=0x81000000\0"\
|
|
"fdtfile=qcom/apq8016-sbc.dtb\0" \
|
|
"fdt_addr_r=0x83000000\0"\
|
|
"ramdisk_addr_r=0x84000000\0"\
|
|
"scriptaddr=0x90000000\0"\
|
|
"pxefile_addr_r=0x90100000\0"\
|
|
BOOTENV
|
|
|
|
#define CONFIG_SYS_MMC_ENV_DEV 0 /* mmc0 = emmc, mmc1 = sd */
|
|
#define CONFIG_SYS_MMC_ENV_PART 2 /* Set env partition to BOOT2 partition */
|
|
|
|
/* Size of malloc() pool */
|
|
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + SZ_8M)
|
|
|
|
/* Monitor Command Prompt */
|
|
#define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 64 /* max command args */
|
|
|
|
#endif
|