mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-08 05:43:21 +09:00
![Albert ARIBAUD](/assets/img/avatar_default.png)
Conflicts: arch/arm/cpu/arm926ejs/mxs/Makefile board/compulab/cm_t35/Makefile board/corscience/tricorder/Makefile board/ppcag/bg0900/Makefile drivers/bootcount/Makefile include/configs/omap4_common.h include/configs/pdnb3.h Makefile conflicts are due to additions/removals of object files on the ARM branch vs KBuild introduction on the main branch. Resolution consists in adjusting the list of object files in the main branch version. This also applies to two files which are not listed as conflicting but had to be modified: board/compulab/common/Makefile board/udoo/Makefile include/configs/omap4_common.h conflicts are due to the OMAP4 conversion to ti_armv7_common.h on the ARM side, and CONFIG_SYS_HZ removal on the main side. Resolution is to convert as this icludes removal of CONFIG_SYS_HZ. include/configs/pdnb3.h is due to a removal on ARM side. Trivial resolution is to remove the file. Note: 'git show' will also list two files just because they are new: include/configs/am335x_igep0033.h include/configs/omap3_igep00x0.h
259 lines
7.0 KiB
C
259 lines
7.0 KiB
C
/*
|
|
* (C) Copyright 2010-2011
|
|
* Daniel Gorsulowski <daniel.gorsulowski@esd.eu>
|
|
* esd electronic system design gmbh <www.esd.eu>
|
|
*
|
|
* (C) Copyright 2007-2008
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*
|
|
* Configuation settings for the esd OTC570 board.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* SoC must be defined first, before hardware.h is included.
|
|
* In this case SoC is defined in boards.cfg.
|
|
*/
|
|
#include <asm/hardware.h>
|
|
|
|
/*
|
|
* Warning: changing CONFIG_SYS_TEXT_BASE requires
|
|
* adapting the initial boot program.
|
|
* Since the linker has to swallow that define, we must use a pure
|
|
* hex number here!
|
|
*/
|
|
#define CONFIG_SYS_TEXT_BASE 0x20002000
|
|
|
|
/*
|
|
* since a number of boards are not being listed in linux
|
|
* arch/arm/tools/mach-types any more, the mach-types have to be
|
|
* defined here
|
|
*/
|
|
#define MACH_TYPE_OTC570 2166
|
|
|
|
/* ARM asynchronous clock */
|
|
#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* 32.768 kHz crystal */
|
|
#define CONFIG_SYS_AT91_MAIN_CLOCK 16000000/* 16.0 MHz crystal */
|
|
|
|
/* Misc CPU related */
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
#define CONFIG_ARCH_CPU_INIT
|
|
#define CONFIG_BOARD_EARLY_INIT_F /* call board_early_init_f() */
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_INITRD_TAG
|
|
#define CONFIG_SERIAL_TAG
|
|
#define CONFIG_REVISION_TAG
|
|
#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
#define CONFIG_MISC_INIT_R /* Call misc_init_r */
|
|
|
|
#define CONFIG_DISPLAY_BOARDINFO /* call checkboard() */
|
|
#define CONFIG_DISPLAY_CPUINFO /* display cpu info and speed */
|
|
#define CONFIG_PREBOOT /* enable preboot variable */
|
|
|
|
/*
|
|
* Hardware drivers
|
|
*/
|
|
|
|
/* required until arch/arm/include/asm/arch-at91/at91sam9263.h is reworked */
|
|
#define ATMEL_PMC_UHP AT91SAM926x_PMC_UHP
|
|
|
|
/* general purpose I/O */
|
|
#define CONFIG_AT91_GPIO
|
|
|
|
/* Console output */
|
|
#define CONFIG_ATMEL_USART
|
|
#define CONFIG_USART_BASE ATMEL_BASE_DBGU
|
|
#define CONFIG_USART_ID ATMEL_ID_SYS
|
|
#define CONFIG_BAUDRATE 115200
|
|
|
|
#define CONFIG_BOOTDELAY 3
|
|
#define CONFIG_ZERO_BOOTDELAY_CHECK
|
|
|
|
/* LCD */
|
|
#define CONFIG_LCD
|
|
#undef CONFIG_SPLASH_SCREEN
|
|
|
|
#ifdef CONFIG_LCD
|
|
# define LCD_BPP LCD_COLOR8
|
|
|
|
# ifndef CONFIG_SPLASH_SCREEN
|
|
# define CONFIG_LCD_LOGO
|
|
# define CONFIG_LCD_INFO
|
|
# undef CONFIG_LCD_INFO_BELOW_LOGO
|
|
# endif /* CONFIG_SPLASH_SCREEN */
|
|
|
|
# undef LCD_TEST_PATTERN
|
|
# define CONFIG_SYS_WHITE_ON_BLACK
|
|
# define CONFIG_ATMEL_LCD
|
|
# define CONFIG_SYS_CONSOLE_IS_IN_ENV
|
|
# define CONFIG_OTC570_LCD_BASE (CONFIG_SYS_SDRAM_BASE + 0x03fa5000)
|
|
# define CONFIG_CMD_BMP
|
|
#endif /* CONFIG_LCD */
|
|
|
|
/* RTC and I2C stuff */
|
|
#define CONFIG_RTC_DS1338
|
|
#define CONFIG_SYS_I2C_RTC_ADDR 0x68
|
|
|
|
#define CONFIG_SYS_I2C
|
|
#define CONFIG_SYS_I2C_SOFT /* I2C bit-banged */
|
|
#ifdef CONFIG_SYS_I2C_SOFT
|
|
#define CONFIG_SYS_I2C_SOFT_SPEED 100000
|
|
#define CONFIG_SYS_I2C_SOFT_SLAVE 0x7F
|
|
|
|
/* Configure data and clock pins for pio */
|
|
# define I2C_INIT { \
|
|
at91_set_pio_output(AT91_PIO_PORTB, 4, 0); \
|
|
at91_set_pio_output(AT91_PIO_PORTB, 5, 0); \
|
|
}
|
|
# define I2C_SOFT_DECLARATIONS
|
|
/* Configure data pin as output */
|
|
# define I2C_ACTIVE at91_set_pio_output(AT91_PIO_PORTB, 4, 0)
|
|
/* Configure data pin as input */
|
|
# define I2C_TRISTATE at91_set_pio_input(AT91_PIO_PORTB, 4, 0)
|
|
/* Read data pin */
|
|
# define I2C_READ at91_get_pio_value(AT91_PIO_PORTB, 4)
|
|
/* Set data pin */
|
|
# define I2C_SDA(bit) at91_set_pio_value(AT91_PIO_PORTB, 4, bit)
|
|
/* Set clock pin */
|
|
# define I2C_SCL(bit) at91_set_pio_value(AT91_PIO_PORTB, 5, bit)
|
|
# define I2C_DELAY udelay(2) /* 1/4 I2C clock duration */
|
|
#endif /* CONFIG_SYS_I2C_SOFT */
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
#undef CONFIG_CMD_FPGA
|
|
#undef CONFIG_CMD_LOADS
|
|
#undef CONFIG_CMD_IMLS
|
|
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_NAND
|
|
#define CONFIG_CMD_USB
|
|
#define CONFIG_CMD_I2C
|
|
#define CONFIG_CMD_DATE
|
|
|
|
/* LED */
|
|
#define CONFIG_AT91_LED
|
|
|
|
/*
|
|
* SDRAM: 1 bank, min 32, max 128 MB
|
|
* Initialized before u-boot gets started.
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 1
|
|
#define CONFIG_SYS_SDRAM_BASE 0x20000000 /* ATMEL_BASE_CS1 */
|
|
#define CONFIG_SYS_SDRAM_SIZE 0x04000000
|
|
|
|
#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + 0x00100000)
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01E00000)
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x00100000)
|
|
|
|
/*
|
|
* Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
|
|
* leaving the correct space for initial global data structure above
|
|
* that address while providing maximum stack area below.
|
|
*/
|
|
#define CONFIG_SYS_INIT_SP_ADDR \
|
|
(ATMEL_BASE_SRAM0 + 0x1000 - GENERATED_GBL_DATA_SIZE)
|
|
|
|
/* DataFlash */
|
|
#ifdef CONFIG_SYS_USE_DATAFLASH
|
|
# define CONFIG_ATMEL_DATAFLASH_SPI
|
|
# define CONFIG_HAS_DATAFLASH
|
|
# define CONFIG_SYS_SPI_WRITE_TOUT (5 * CONFIG_SYS_HZ)
|
|
# define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
|
|
# define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
|
|
# define AT91_SPI_CLK 15000000
|
|
# define DATAFLASH_TCSS (0x1a << 16)
|
|
# define DATAFLASH_TCHS (0x1 << 24)
|
|
#endif
|
|
|
|
/* NOR flash is not populated, disable it */
|
|
#define CONFIG_SYS_NO_FLASH
|
|
|
|
/* NAND flash */
|
|
#ifdef CONFIG_CMD_NAND
|
|
# define CONFIG_NAND_ATMEL
|
|
# define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
# define CONFIG_SYS_NAND_BASE 0x40000000 /* ATMEL_BASE_CS3 */
|
|
# define CONFIG_SYS_NAND_DBW_8
|
|
# define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
|
|
# define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
|
|
# define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIO_PORTD, 15
|
|
# define CONFIG_SYS_NAND_READY_PIN AT91_PIO_PORTA, 22
|
|
#endif
|
|
|
|
/* Ethernet */
|
|
#define CONFIG_MACB
|
|
#define CONFIG_RMII
|
|
#define CONFIG_FIT
|
|
#define CONFIG_NET_RETRY_COUNT 20
|
|
#undef CONFIG_RESET_PHY_R
|
|
|
|
/* USB */
|
|
#define CONFIG_USB_ATMEL
|
|
#define CONFIG_USB_ATMEL_CLK_SEL_PLLB
|
|
#define CONFIG_USB_OHCI_NEW
|
|
#define CONFIG_DOS_PARTITION
|
|
#define CONFIG_SYS_USB_OHCI_CPU_INIT
|
|
#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00a00000
|
|
#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9263"
|
|
#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
|
|
#define CONFIG_USB_STORAGE
|
|
#define CONFIG_CMD_FAT
|
|
|
|
/* CAN */
|
|
#define CONFIG_AT91_CAN
|
|
|
|
/* hw-controller addresses */
|
|
#define CONFIG_ET1100_BASE 0x70000000 /* ATMEL_BASE_CS6 */
|
|
|
|
#ifdef CONFIG_SYS_USE_DATAFLASH
|
|
|
|
/* bootstrap + u-boot + env in dataflash on CS0 */
|
|
# define CONFIG_ENV_IS_IN_DATAFLASH
|
|
# define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \
|
|
0x8400)
|
|
# define CONFIG_ENV_OFFSET 0x4200
|
|
# define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \
|
|
CONFIG_ENV_OFFSET)
|
|
# define CONFIG_ENV_SIZE 0x4200
|
|
|
|
#elif CONFIG_SYS_USE_NANDFLASH
|
|
|
|
/* bootstrap + u-boot + env + linux in nandflash */
|
|
# define CONFIG_ENV_IS_IN_NAND 1
|
|
# define CONFIG_ENV_OFFSET 0xC0000
|
|
# define CONFIG_ENV_SIZE 0x20000
|
|
|
|
#endif
|
|
|
|
#define CONFIG_SYS_CBSIZE 512
|
|
#define CONFIG_SYS_MAXARGS 16
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
|
|
sizeof(CONFIG_SYS_PROMPT) + 16)
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_CMDLINE_EDITING
|
|
|
|
/*
|
|
* Size of malloc() pool
|
|
*/
|
|
#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + \
|
|
128*1024, 0x1000)
|
|
|
|
#endif
|