mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-23 11:29:43 +09:00
a0736efbe2
Add one more print to make clear which EL level U-Boot runs. Signed-off-by: Michal Simek <michal.simek@xilinx.com>
133 lines
2.4 KiB
C
133 lines
2.4 KiB
C
/*
|
|
* (C) Copyright 2014 - 2015 Xilinx, Inc.
|
|
* Michal Simek <michal.simek@xilinx.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <netdev.h>
|
|
#include <ahci.h>
|
|
#include <scsi.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/sys_proto.h>
|
|
#include <asm/io.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int board_init(void)
|
|
{
|
|
printf("EL Level:\tEL%d\n", current_el());
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_r(void)
|
|
{
|
|
u32 val;
|
|
|
|
val = readl(&crlapb_base->timestamp_ref_ctrl);
|
|
val |= ZYNQMP_CRL_APB_TIMESTAMP_REF_CTRL_CLKACT;
|
|
writel(val, &crlapb_base->timestamp_ref_ctrl);
|
|
|
|
/* Program freq register in System counter and enable system counter */
|
|
writel(gd->cpu_clk, &iou_scntr->base_frequency_id_register);
|
|
writel(ZYNQMP_IOU_SCNTR_COUNTER_CONTROL_REGISTER_HDBG |
|
|
ZYNQMP_IOU_SCNTR_COUNTER_CONTROL_REGISTER_EN,
|
|
&iou_scntr->counter_control_register);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
int timer_init(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
void reset_cpu(ulong addr)
|
|
{
|
|
}
|
|
|
|
#ifdef CONFIG_SCSI_AHCI_PLAT
|
|
void scsi_init(void)
|
|
{
|
|
ahci_init((void __iomem *)ZYNQMP_SATA_BASEADDR);
|
|
scsi_scan(1);
|
|
}
|
|
#endif
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
u32 ret = 0;
|
|
|
|
#if defined(CONFIG_ZYNQ_GEM)
|
|
# if defined(CONFIG_ZYNQ_GEM0)
|
|
ret |= zynq_gem_initialize(bis, ZYNQ_GEM_BASEADDR0,
|
|
CONFIG_ZYNQ_GEM_PHY_ADDR0, 0);
|
|
# endif
|
|
# if defined(CONFIG_ZYNQ_GEM1)
|
|
ret |= zynq_gem_initialize(bis, ZYNQ_GEM_BASEADDR1,
|
|
CONFIG_ZYNQ_GEM_PHY_ADDR1, 0);
|
|
# endif
|
|
# if defined(CONFIG_ZYNQ_GEM2)
|
|
ret |= zynq_gem_initialize(bis, ZYNQ_GEM_BASEADDR2,
|
|
CONFIG_ZYNQ_GEM_PHY_ADDR2, 0);
|
|
# endif
|
|
# if defined(CONFIG_ZYNQ_GEM3)
|
|
ret |= zynq_gem_initialize(bis, ZYNQ_GEM_BASEADDR3,
|
|
CONFIG_ZYNQ_GEM_PHY_ADDR3, 0);
|
|
# endif
|
|
#endif
|
|
return ret;
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_MMC
|
|
int board_mmc_init(bd_t *bd)
|
|
{
|
|
int ret = 0;
|
|
|
|
u32 ver = zynqmp_get_silicon_version();
|
|
|
|
if (ver != ZYNQMP_CSU_VERSION_VELOCE) {
|
|
#if defined(CONFIG_ZYNQ_SDHCI)
|
|
# if defined(CONFIG_ZYNQ_SDHCI0)
|
|
ret = zynq_sdhci_init(ZYNQ_SDHCI_BASEADDR0);
|
|
# endif
|
|
# if defined(CONFIG_ZYNQ_SDHCI1)
|
|
ret |= zynq_sdhci_init(ZYNQ_SDHCI_BASEADDR1);
|
|
# endif
|
|
#endif
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
#endif
|
|
|
|
int board_late_init(void)
|
|
{
|
|
u32 reg = 0;
|
|
u8 bootmode;
|
|
|
|
reg = readl(&crlapb_base->boot_mode);
|
|
bootmode = reg & BOOT_MODES_MASK;
|
|
|
|
switch (bootmode) {
|
|
case SD_MODE:
|
|
case EMMC_MODE:
|
|
setenv("modeboot", "sdboot");
|
|
break;
|
|
default:
|
|
printf("Invalid Boot Mode:0x%x\n", bootmode);
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|