mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-09 04:36:16 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
39 lines
1.3 KiB
C
39 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2002
|
|
* Daniel Engström, Omicron Ceti AB, daniel@omicron.se.
|
|
*/
|
|
|
|
/* i8254.h Intel 8254 PIT registers */
|
|
|
|
#ifndef _ASMI386_I8254_H_
|
|
#define _ASMI386_I8954_H_
|
|
|
|
#define PIT_T0 0x00 /* PIT channel 0 count/status */
|
|
#define PIT_T1 0x01 /* PIT channel 1 count/status */
|
|
#define PIT_T2 0x02 /* PIT channel 2 count/status */
|
|
#define PIT_COMMAND 0x03 /* PIT mode control, latch and read back */
|
|
|
|
/* PIT Command Register Bit Definitions */
|
|
|
|
#define PIT_CMD_CTR0 0x00 /* Select PIT counter 0 */
|
|
#define PIT_CMD_CTR1 0x40 /* Select PIT counter 1 */
|
|
#define PIT_CMD_CTR2 0x80 /* Select PIT counter 2 */
|
|
|
|
#define PIT_CMD_LATCH 0x00 /* Counter Latch Command */
|
|
#define PIT_CMD_LOW 0x10 /* Access counter bits 7-0 */
|
|
#define PIT_CMD_HIGH 0x20 /* Access counter bits 15-8 */
|
|
#define PIT_CMD_BOTH 0x30 /* Access counter bits 15-0 in two accesses */
|
|
|
|
#define PIT_CMD_MODE0 0x00 /* Select mode 0 */
|
|
#define PIT_CMD_MODE1 0x02 /* Select mode 1 */
|
|
#define PIT_CMD_MODE2 0x04 /* Select mode 2 */
|
|
#define PIT_CMD_MODE3 0x06 /* Select mode 3 */
|
|
#define PIT_CMD_MODE4 0x08 /* Select mode 4 */
|
|
#define PIT_CMD_MODE5 0x0a /* Select mode 5 */
|
|
|
|
/* The clock frequency of the i8253/i8254 PIT */
|
|
#define PIT_TICK_RATE 1193182
|
|
|
|
#endif /* _ASMI386_I8954_H_ */
|