mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-22 09:58:52 +09:00
![Mike Frysinger](/assets/img/avatar_default.png)
The CONFIG_BFIN_CPU option is largely used in the build system, so move it out of the board config.h and into the board config.mk. It'd be nice to keep everything in the config.h, but the patch to extract that value early was rejected. Signed-off-by: Mike Frysinger <vapier@gentoo.org>
143 lines
3.4 KiB
C
143 lines
3.4 KiB
C
/*
|
|
* U-boot - Configuration file for cm-bf548 board
|
|
*/
|
|
|
|
#ifndef __CONFIG_CM_BF548_H__
|
|
#define __CONFIG_CM_BF548_H__
|
|
|
|
#include <asm/config-pre.h>
|
|
|
|
|
|
/*
|
|
* Processor Settings
|
|
*/
|
|
#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
|
|
|
|
|
|
/*
|
|
* Clock Settings
|
|
* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
|
|
* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
|
|
*/
|
|
/* CONFIG_CLKIN_HZ is any value in Hz */
|
|
#define CONFIG_CLKIN_HZ 25000000
|
|
/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
|
|
/* 1 = CLKIN / 2 */
|
|
#define CONFIG_CLKIN_HALF 0
|
|
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
|
|
/* 1 = bypass PLL */
|
|
#define CONFIG_PLL_BYPASS 0
|
|
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
|
|
/* Values can range from 0-63 (where 0 means 64) */
|
|
#define CONFIG_VCO_MULT 21
|
|
/* CCLK_DIV controls the core clock divider */
|
|
/* Values can be 1, 2, 4, or 8 ONLY */
|
|
#define CONFIG_CCLK_DIV 1
|
|
/* SCLK_DIV controls the system clock divider */
|
|
/* Values can range from 1-15 */
|
|
#define CONFIG_SCLK_DIV 4
|
|
|
|
/* Decrease core voltage */
|
|
#define CONFIG_VR_CTL_VAL (VLEV_115 | GAIN_20 | FREQ_1000)
|
|
|
|
|
|
/*
|
|
* Memory Settings
|
|
*/
|
|
#define CONFIG_MEM_ADD_WDTH 10
|
|
#define CONFIG_MEM_SIZE 64
|
|
|
|
#define CONFIG_EBIU_DDRCTL0_VAL 0x218A83FE
|
|
#define CONFIG_EBIU_DDRCTL1_VAL 0x20022222
|
|
#define CONFIG_EBIU_DDRCTL2_VAL 0x00000021
|
|
|
|
/* Default bank mapping:
|
|
* Async Bank 0 - 32MB Burst Flash
|
|
* Async Bank 1 - Ethernet
|
|
* Async Bank 2 - Nothing
|
|
* Async Bank 3 - Nothing
|
|
*/
|
|
#define CONFIG_EBIU_AMGCTL_VAL 0xFF
|
|
#define CONFIG_EBIU_AMBCTL0_VAL 0x7BB07BB0
|
|
#define CONFIG_EBIU_AMBCTL1_VAL 0xFFC27BB0
|
|
#define CONFIG_EBIU_FCTL_VAL (BCLK_4)
|
|
#define CONFIG_EBIU_MODE_VAL (B0MODE_FLASH)
|
|
|
|
#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (640 * 1024)
|
|
|
|
|
|
/*
|
|
* Network Settings
|
|
*/
|
|
#define ADI_CMDS_NETWORK 1
|
|
#define CONFIG_NET_MULTI
|
|
#define CONFIG_SMC911X 1
|
|
#define CONFIG_SMC911X_BASE 0x24000000
|
|
#define CONFIG_SMC911X_16_BIT
|
|
#define CONFIG_HOSTNAME cm-bf548
|
|
/* Uncomment next line to use fixed MAC address */
|
|
/* #define CONFIG_ETHADDR 02:80:ad:24:31:91 */
|
|
|
|
|
|
/*
|
|
* Flash Settings
|
|
*/
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
#define CONFIG_SYS_FLASH_BASE 0x20000000
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
#define CONFIG_SYS_FLASH_PROTECTION
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 259
|
|
|
|
|
|
/*
|
|
* Env Storage Settings
|
|
*/
|
|
#define CONFIG_ENV_IS_IN_FLASH 1
|
|
#define CONFIG_ENV_ADDR 0x20008000
|
|
#define CONFIG_ENV_OFFSET 0x8000
|
|
#define CONFIG_ENV_SIZE 0x8000
|
|
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
|
|
|
|
|
|
/*
|
|
* I2C Settings
|
|
*/
|
|
#define CONFIG_BFIN_TWI_I2C 1
|
|
#define CONFIG_HARD_I2C 1
|
|
|
|
|
|
/*
|
|
* Misc Settings
|
|
*/
|
|
#define CONFIG_BAUDRATE 115200
|
|
#define CONFIG_BOARD_EARLY_INIT_F
|
|
#define CONFIG_RTC_BFIN
|
|
#define CONFIG_UART_CONSOLE 1
|
|
#define CONFIG_BOOTCOMMAND "run flashboot"
|
|
#define FLASHBOOT_ENV_SETTINGS "flashboot=bootm 0x20040000\0"
|
|
|
|
#ifndef __ADSPBF542__
|
|
/* Don't waste time transferring a logo over the UART */
|
|
# if (CONFIG_BFIN_BOOT_MODE != BFIN_BOOT_UART)
|
|
# define CONFIG_VIDEO
|
|
# endif
|
|
# define CONFIG_DEB_DMA_URGENT
|
|
#endif
|
|
|
|
/* Define if want to do post memory test */
|
|
#undef CONFIG_POST
|
|
#ifdef CONFIG_POST
|
|
#define FLASH_START_POST_BLOCK 11 /* Should > = 11 */
|
|
#define FLASH_END_POST_BLOCK 71 /* Should < = 71 */
|
|
#endif
|
|
|
|
|
|
/*
|
|
* Pull in common ADI header for remaining command/environment setup
|
|
*/
|
|
#include <configs/bfin_adi_common.h>
|
|
|
|
#endif
|