mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-06 12:53:21 +09:00
![]() We will generate DRAM 4000MT/s as default for i.MX8MP. So need DRAM PLL to generate 1000Mhz clock to DDR PHY and controller. Signed-off-by: Peng Fan <peng.fan@nxp.com> |
||
---|---|---|
.. | ||
ddr_init.c | ||
ddrphy_csr.c | ||
ddrphy_train.c | ||
ddrphy_utils.c | ||
helper.c | ||
Kconfig | ||
Makefile |