mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-07 05:13:21 +09:00
![Bin Meng](/assets/img/avatar_default.png)
The call to FspInitEntry is done in arch/x86/lib/fsp/fsp_car.S so far. It worked pretty well but looks not that good. Apart from doing too much work than just enabling CAR, it cannot read the configuration data from device tree at that time. Now we want to move it a little bit later as part of init_sequence_f[] being called by board_init_f(). This way it looks and works better in the U-Boot initialization path. Due to FSP's design, after calling FspInitEntry it will not return to its caller, instead it jumps to a continuation function which is given by bootloader with a new stack in system memory. The original stack in the CAR is gone, but its content is perserved by FSP and described by a bootloader temporary memory HOB. Technically we can recover anything we had before in the previous stack, but that is way too complicated. To make life much easier, in the FSP continuation routine we just simply call fsp_init_done() and jump back to car_init_ret() to redo the whole board_init_f() initialization, but this time with a non-zero HOB list pointer saved in U-Boot's global data so that we can bypass the FspInitEntry for the second time. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org> Tested-by: Andrew Bradford <andrew.bradford@kodakalaris.com> Tested-by: Simon Glass <sjg@chromium.org>
86 lines
2.0 KiB
C
86 lines
2.0 KiB
C
/*
|
|
* (C) Copyright 2002
|
|
* Daniel Engström, Omicron Ceti AB, daniel@omicron.se.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _U_BOOT_I386_H_
|
|
#define _U_BOOT_I386_H_ 1
|
|
|
|
extern char gdt_rom[];
|
|
|
|
/* cpu/.../cpu.c */
|
|
int arch_cpu_init(void);
|
|
int x86_cpu_init_f(void);
|
|
int cpu_init_f(void);
|
|
void init_gd(gd_t *id, u64 *gdt_addr);
|
|
void setup_gdt(gd_t *id, u64 *gdt_addr);
|
|
/*
|
|
* Setup FSP execution environment GDT to use the one we used in
|
|
* arch/x86/cpu/start16.S and reload the segment registers.
|
|
*/
|
|
void setup_fsp_gdt(void);
|
|
int init_cache(void);
|
|
int cleanup_before_linux(void);
|
|
|
|
/* cpu/.../timer.c */
|
|
void timer_isr(void *);
|
|
typedef void (timer_fnc_t) (void);
|
|
int register_timer_isr (timer_fnc_t *isr_func);
|
|
unsigned long get_tbclk_mhz(void);
|
|
void timer_set_base(uint64_t base);
|
|
int pcat_timer_init(void);
|
|
|
|
/* cpu/.../interrupts.c */
|
|
int cpu_init_interrupts(void);
|
|
|
|
int cleanup_before_linux(void);
|
|
int x86_cleanup_before_linux(void);
|
|
void x86_enable_caches(void);
|
|
void x86_disable_caches(void);
|
|
int x86_init_cache(void);
|
|
void reset_cpu(ulong addr);
|
|
ulong board_get_usable_ram_top(ulong total_size);
|
|
void dram_init_banksize(void);
|
|
int default_print_cpuinfo(void);
|
|
|
|
/* Set up a UART which can be used with printch(), printhex8(), etc. */
|
|
int setup_early_uart(void);
|
|
|
|
void setup_pcat_compatibility(void);
|
|
|
|
void isa_unmap_rom(u32 addr);
|
|
u32 isa_map_rom(u32 bus_addr, int size);
|
|
|
|
/* arch/x86/lib/... */
|
|
int video_bios_init(void);
|
|
|
|
/* arch/x86/lib/fsp/... */
|
|
int x86_fsp_init(void);
|
|
|
|
void board_init_f_r_trampoline(ulong) __attribute__ ((noreturn));
|
|
void board_init_f_r(void) __attribute__ ((noreturn));
|
|
|
|
int arch_misc_init(void);
|
|
|
|
/* Read the time stamp counter */
|
|
static inline __attribute__((no_instrument_function)) uint64_t rdtsc(void)
|
|
{
|
|
uint32_t high, low;
|
|
__asm__ __volatile__("rdtsc" : "=a" (low), "=d" (high));
|
|
return (((uint64_t)high) << 32) | low;
|
|
}
|
|
|
|
/* board/... */
|
|
void timer_set_tsc_base(uint64_t new_base);
|
|
uint64_t timer_get_tsc(void);
|
|
|
|
void quick_ram_check(void);
|
|
|
|
int x86_init_cpus(void);
|
|
|
|
#define PCI_VGA_RAM_IMAGE_START 0xc0000
|
|
|
|
#endif /* _U_BOOT_I386_H_ */
|