mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-23 10:28:51 +09:00
![York Sun](/assets/img/avatar_default.png)
In early MMU table, DDR has to be mapped as device memory to avoid speculative access. After DDR is initialized, it needs to be updated to normal memory to allow code execution. To simplify the code, dram_init() is moved into a common file as a weak function. Signed-off-by: York Sun <york.sun@nxp.com>
174 lines
3.5 KiB
C
174 lines
3.5 KiB
C
/*
|
|
* Copyright 2016 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <i2c.h>
|
|
#include <fdt_support.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/clock.h>
|
|
#include <asm/arch/fsl_serdes.h>
|
|
#ifdef CONFIG_FSL_LS_PPA
|
|
#include <asm/arch/ppa.h>
|
|
#endif
|
|
#include <asm/arch/fdt.h>
|
|
#include <asm/arch/mmu.h>
|
|
#include <asm/arch/soc.h>
|
|
#include <ahci.h>
|
|
#include <hwconfig.h>
|
|
#include <mmc.h>
|
|
#include <scsi.h>
|
|
#include <fm_eth.h>
|
|
#include <fsl_esdhc.h>
|
|
#include <fsl_mmdc.h>
|
|
#include <spl.h>
|
|
#include <netdev.h>
|
|
|
|
#include "../common/qixis.h"
|
|
#include "ls1012aqds_qixis.h"
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int checkboard(void)
|
|
{
|
|
char buf[64];
|
|
u8 sw;
|
|
|
|
sw = QIXIS_READ(arch);
|
|
printf("Board Arch: V%d, ", sw >> 4);
|
|
printf("Board version: %c, boot from ", (sw & 0xf) + 'A' - 1);
|
|
|
|
sw = QIXIS_READ(brdcfg[QIXIS_LBMAP_BRDCFG_REG]);
|
|
|
|
if (sw & QIXIS_LBMAP_ALTBANK)
|
|
printf("flash: 2\n");
|
|
else
|
|
printf("flash: 1\n");
|
|
|
|
printf("FPGA: v%d (%s), build %d",
|
|
(int)QIXIS_READ(scver), qixis_read_tag(buf),
|
|
(int)qixis_read_minor());
|
|
|
|
/* the timestamp string contains "\n" at the end */
|
|
printf(" on %s", qixis_read_time(buf));
|
|
return 0;
|
|
}
|
|
|
|
int dram_init(void)
|
|
{
|
|
static const struct fsl_mmdc_info mparam = {
|
|
0x05180000, /* mdctl */
|
|
0x00030035, /* mdpdc */
|
|
0x12554000, /* mdotc */
|
|
0xbabf7954, /* mdcfg0 */
|
|
0xdb328f64, /* mdcfg1 */
|
|
0x01ff00db, /* mdcfg2 */
|
|
0x00001680, /* mdmisc */
|
|
0x0f3c8000, /* mdref */
|
|
0x00002000, /* mdrwd */
|
|
0x00bf1023, /* mdor */
|
|
0x0000003f, /* mdasp */
|
|
0x0000022a, /* mpodtctrl */
|
|
0xa1390003, /* mpzqhwctrl */
|
|
};
|
|
|
|
mmdc_init(&mparam);
|
|
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
|
#if !defined(CONFIG_SPL) || defined(CONFIG_SPL_BUILD)
|
|
/* This will break-before-make MMU for DDR */
|
|
update_early_mmu_table();
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
fsl_lsch2_early_init_f();
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_MISC_INIT_R
|
|
int misc_init_r(void)
|
|
{
|
|
u8 mux_sdhc_cd = 0x80;
|
|
|
|
i2c_set_bus_num(0);
|
|
|
|
i2c_write(CONFIG_SYS_I2C_FPGA_ADDR, 0x5a, 1, &mux_sdhc_cd, 1);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int board_init(void)
|
|
{
|
|
struct ccsr_cci400 *cci = (struct ccsr_cci400 *)
|
|
CONFIG_SYS_CCI400_ADDR;
|
|
|
|
/* Set CCI-400 control override register to enable barrier
|
|
* transaction */
|
|
out_le32(&cci->ctrl_ord,
|
|
CCI400_CTRLORD_EN_BARRIER);
|
|
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A010315
|
|
erratum_a010315();
|
|
#endif
|
|
|
|
#ifdef CONFIG_ENV_IS_NOWHERE
|
|
gd->env_addr = (ulong)&default_environment[0];
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_LS_PPA
|
|
ppa_init();
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
int board_eth_init(bd_t *bis)
|
|
{
|
|
return pci_eth_init(bis);
|
|
}
|
|
|
|
int esdhc_status_fixup(void *blob, const char *compat)
|
|
{
|
|
char esdhc0_path[] = "/soc/esdhc@1560000";
|
|
char esdhc1_path[] = "/soc/esdhc@1580000";
|
|
u8 card_id;
|
|
|
|
do_fixup_by_path(blob, esdhc0_path, "status", "okay",
|
|
sizeof("okay"), 1);
|
|
|
|
/*
|
|
* The Presence Detect 2 register detects the installation
|
|
* of cards in various PCI Express or SGMII slots.
|
|
*
|
|
* STAT_PRS2[7:5]: Specifies the type of card installed in the
|
|
* SDHC2 Adapter slot. 0b111 indicates no adapter is installed.
|
|
*/
|
|
card_id = (QIXIS_READ(present2) & 0xe0) >> 5;
|
|
|
|
/* If no adapter is installed in SDHC2, disable SDHC2 */
|
|
if (card_id == 0x7)
|
|
do_fixup_by_path(blob, esdhc1_path, "status", "disabled",
|
|
sizeof("disabled"), 1);
|
|
else
|
|
do_fixup_by_path(blob, esdhc1_path, "status", "okay",
|
|
sizeof("okay"), 1);
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_OF_BOARD_SETUP
|
|
int ft_board_setup(void *blob, bd_t *bd)
|
|
{
|
|
arch_fixup_fdt(blob);
|
|
|
|
ft_cpu_setup(blob, bd);
|
|
|
|
return 0;
|
|
}
|
|
#endif
|