mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 11:46:17 +09:00
3e978f5dc8
These are not supported as individual build targets, but instead are supported by another target. The dead p4040 defines in particular had bitrotted significantly. Signed-off-by: Scott Wood <scottwood@freescale.com> Acked-by: Kumar Gala <galak@kernel.crashing.org> Signed-off-by: Andy Fleming <afleming@freescale.com>
43 lines
1.3 KiB
C
43 lines
1.3 KiB
C
/*
|
|
* Copyright 2009-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/*
|
|
* P5020 DS board configuration file
|
|
* Also supports P5010 DS
|
|
*/
|
|
#define CONFIG_P5020DS
|
|
#define CONFIG_PHYS_64BIT
|
|
#define CONFIG_PPC_P5020
|
|
|
|
#define CONFIG_FSL_NGPIXIS /* use common ngPIXIS code */
|
|
|
|
#define CONFIG_MMC
|
|
#define CONFIG_NAND_FSL_ELBC
|
|
#define CONFIG_PCIE3
|
|
#define CONFIG_PCIE4
|
|
#define CONFIG_SYS_FSL_RAID_ENGINE
|
|
#define CONFIG_SYS_DPAA_RMAN
|
|
|
|
#define CONFIG_ICS307_REFCLK_HZ 25000000 /* ICS307 ref clk freq */
|
|
|
|
#include "corenet_ds.h"
|