mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-29 05:18:51 +09:00
![]() ARM supported speeds and init value of core_pll for SDP1200 are programmed wrong as part for the device speed cleanups. Fixing it here. Thanks to "Vitaly Andrianov <vitalya@ti.com>" for bisecting this issue Fixes: c37ed9f11b61 ("ARM: keystone2: Fix dev and arm speed detection") Tested-by: Vitaly Andrianov <vitalya@ti.com> Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
---|---|---|
.. | ||
include/mach | ||
clock-k2e.c | ||
clock-k2hk.c | ||
clock-k2l.c | ||
clock.c | ||
cmd_clock.c | ||
cmd_ddr3.c | ||
cmd_mon.c | ||
config.mk | ||
ddr3.c | ||
init.c | ||
Kconfig | ||
keystone.c | ||
Makefile | ||
msmc.c | ||
psc.c |