mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-07 19:56:18 +09:00
ce39680f7e
Provide the specific addresses for the Chip ID and Chip ID Extension registers, instead of the offset, which make it use on other chips. Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com> Reviewed-by: Andreas Bießmann <andreas.devel@googlemail.com>
39 lines
979 B
C
39 lines
979 B
C
/*
|
|
* Copyright (C) 2010
|
|
* Reinhard Meyer, reinhard.meyer@emk-elektronik.de
|
|
*
|
|
* Debug Unit
|
|
* Based on AT91SAM9XE datasheet
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef AT91_DBU_H
|
|
#define AT91_DBU_H
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
typedef struct at91_dbu {
|
|
u32 cr; /* Control Register WO */
|
|
u32 mr; /* Mode Register RW */
|
|
u32 ier; /* Interrupt Enable Register WO */
|
|
u32 idr; /* Interrupt Disable Register WO */
|
|
u32 imr; /* Interrupt Mask Register RO */
|
|
u32 sr; /* Status Register RO */
|
|
u32 rhr; /* Receive Holding Register RO */
|
|
u32 thr; /* Transmit Holding Register WO */
|
|
u32 brgr; /* Baud Rate Generator Register RW */
|
|
u32 res1[7];/* 0x0024 - 0x003C Reserved */
|
|
u32 cidr; /* Chip ID Register RO */
|
|
u32 exid; /* Chip ID Extension Register RO */
|
|
u32 fnr; /* Force NTRST Register RW */
|
|
} at91_dbu_t;
|
|
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
#define AT91_DBU_CID_ARCH_MASK 0x0ff00000
|
|
#define AT91_DBU_CID_ARCH_9xx 0x01900000
|
|
#define AT91_DBU_CID_ARCH_9XExx 0x02900000
|
|
|
|
#endif
|