mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 11:16:15 +09:00
e9f7eafd3c
It turns out that in order for the SPI DMA to properly support continuous transfers longer than 65280 bytes, there are some very important parts that were left out from the documentation. Firstly, the XFER_SIZE register is not written with the whole length of a transfer, but is written by each and every chained descriptor with the length of the descriptors data buffer. Next, unlike the demo code supplied by FSL, which only writes one PIO word per descriptor, this does not apply if the descriptors are chained, since the XFER_SIZE register must be written. Therefore, it is essential to use four PIO words, CTRL0, CMD0, CMD1, XFER_SIZE. CMD0 and CMD1 are written with zero, since they don't apply. The DMA programs the PIO words in an incrementing order, so four PIO words. Finally, unlike the demo code supplied by FSL, the SSP_CTRL0_IGNORE_CRC must not be set during the whole transfer, but it must be set only on the last descriptor in the chain. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <festevam@gmail.com> Cc: Otavio Salvador <otavio@ossystems.com.br> Cc: Stefano Babic <sbabic@denx.de> |
||
|---|---|---|
| .. | ||
| altera_spi.c | ||
| andes_spi.c | ||
| andes_spi.h | ||
| armada100_spi.c | ||
| atmel_dataflash_spi.c | ||
| atmel_spi.c | ||
| atmel_spi.h | ||
| bfin_spi.c | ||
| cf_spi.c | ||
| davinci_spi.c | ||
| davinci_spi.h | ||
| fsl_espi.c | ||
| kirkwood_spi.c | ||
| Makefile | ||
| mpc8xxx_spi.c | ||
| mpc52xx_spi.c | ||
| mxc_spi.c | ||
| mxs_spi.c | ||
| oc_tiny_spi.c | ||
| omap3_spi.c | ||
| omap3_spi.h | ||
| sh_spi.c | ||
| sh_spi.h | ||
| soft_spi.c | ||
| tegra_spi.c | ||
| xilinx_spi.c | ||
| xilinx_spi.h | ||