mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-29 14:23:44 +09:00
![]() Update PLL values. SYS_CLKSEL value for 20MHz is changed to 2. In other platforms SYS_CLKSEL value 2 represents reserved. But in sys_clk array ind 1 is used for 13Mhz. Since other platforms are not using 13Mhz, reusing index 1 for 20MHz. Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> Signed-off-by: Sricharan R <r.sricharan@ti.com> |
||
---|---|---|
.. | ||
abb.c | ||
boot-common.c | ||
clocks-common.c | ||
config.mk | ||
emif-common.c | ||
hwinit-common.c | ||
lowlevel_init.S | ||
Makefile | ||
mem-common.c | ||
reset.c | ||
timer.c | ||
u-boot-spl.lds | ||
utils.c | ||
vc.c |