mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-06 21:03:21 +09:00
![Yuanquan Chen](/assets/img/avatar_default.png)
Due to SerDes configuration error, if we set the PCI-e controller link width as x8 in RCW and add a narrower width(such as x4, x2 or x1) PCI-e device to PCI-e slot, it fails to train down to the PCI-e device's link width. According to p4080ds errata PCIe-A003, we reset the PCI-e controller link width to x4 in u-boot. Then it can train down to x2 or x1 width to make the PCI-e link between RC and EP. Signed-off-by: Yuanquan Chen <B41889@freescale.com> Signed-off-by: Andy Fleming <afleming@freescale.com>
262 lines
7.9 KiB
C
262 lines
7.9 KiB
C
/*
|
|
* Copyright 2010-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <linux/compiler.h>
|
|
#include <asm/processor.h>
|
|
#include "fsl_corenet_serdes.h"
|
|
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A004849
|
|
/*
|
|
* This work-around is implemented in PBI, so just check to see if the
|
|
* work-around was actually applied. To do this, we check for specific data
|
|
* at specific addresses in DCSR.
|
|
*
|
|
* Array offsets[] contains a list of offsets within DCSR. According to the
|
|
* erratum document, the value at each offset should be 2.
|
|
*/
|
|
static void check_erratum_a4849(uint32_t svr)
|
|
{
|
|
void __iomem *dcsr = (void *)CONFIG_SYS_DCSRBAR + 0xb0000;
|
|
unsigned int i;
|
|
|
|
#if defined(CONFIG_PPC_P2041) || defined(CONFIG_PPC_P3041)
|
|
static const uint8_t offsets[] = {
|
|
0x50, 0x54, 0x58, 0x90, 0x94, 0x98
|
|
};
|
|
#endif
|
|
#ifdef CONFIG_PPC_P4080
|
|
static const uint8_t offsets[] = {
|
|
0x60, 0x64, 0x68, 0x6c, 0xa0, 0xa4, 0xa8, 0xac
|
|
};
|
|
#endif
|
|
uint32_t x108; /* The value that should be at offset 0x108 */
|
|
|
|
for (i = 0; i < ARRAY_SIZE(offsets); i++) {
|
|
if (in_be32(dcsr + offsets[i]) != 2) {
|
|
printf("Work-around for Erratum A004849 is not enabled\n");
|
|
return;
|
|
}
|
|
}
|
|
|
|
#if defined(CONFIG_PPC_P2041) || defined(CONFIG_PPC_P3041)
|
|
x108 = 0x12;
|
|
#endif
|
|
|
|
#ifdef CONFIG_PPC_P4080
|
|
/*
|
|
* For P4080, the erratum document says that the value at offset 0x108
|
|
* should be 0x12 on rev2, or 0x1c on rev3.
|
|
*/
|
|
if (SVR_MAJ(svr) == 2)
|
|
x108 = 0x12;
|
|
if (SVR_MAJ(svr) == 3)
|
|
x108 = 0x1c;
|
|
#endif
|
|
|
|
if (in_be32(dcsr + 0x108) != x108) {
|
|
printf("Work-around for Erratum A004849 is not enabled\n");
|
|
return;
|
|
}
|
|
|
|
/* Everything matches, so the erratum work-around was applied */
|
|
|
|
printf("Work-around for Erratum A004849 enabled\n");
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A004580
|
|
/*
|
|
* This work-around is implemented in PBI, so just check to see if the
|
|
* work-around was actually applied. To do this, we check for specific data
|
|
* at specific addresses in the SerDes register block.
|
|
*
|
|
* The work-around says that for each SerDes lane, write BnTTLCRy0 =
|
|
* 0x1B00_0001, Register 2 = 0x0088_0000, and Register 3 = 0x4000_0000.
|
|
|
|
*/
|
|
static void check_erratum_a4580(uint32_t svr)
|
|
{
|
|
const serdes_corenet_t __iomem *srds_regs =
|
|
(void *)CONFIG_SYS_FSL_CORENET_SERDES_ADDR;
|
|
unsigned int lane;
|
|
|
|
for (lane = 0; lane < SRDS_MAX_LANES; lane++) {
|
|
if (serdes_lane_enabled(lane)) {
|
|
const struct serdes_lane __iomem *srds_lane =
|
|
&srds_regs->lane[serdes_get_lane_idx(lane)];
|
|
|
|
/*
|
|
* Verify that the values we were supposed to write in
|
|
* the PBI are actually there. Also, the lower 15
|
|
* bits of res4[3] should be the same as the upper 15
|
|
* bits of res4[1].
|
|
*/
|
|
if ((in_be32(&srds_lane->ttlcr0) != 0x1b000001) ||
|
|
(in_be32(&srds_lane->res4[1]) != 0x880000) ||
|
|
(in_be32(&srds_lane->res4[3]) != 0x40000044)) {
|
|
printf("Work-around for Erratum A004580 is "
|
|
"not enabled\n");
|
|
return;
|
|
}
|
|
}
|
|
}
|
|
|
|
/* Everything matches, so the erratum work-around was applied */
|
|
|
|
printf("Work-around for Erratum A004580 enabled\n");
|
|
}
|
|
#endif
|
|
|
|
static int do_errata(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
|
|
extern int enable_cpu_a011_workaround;
|
|
#endif
|
|
__maybe_unused u32 svr = get_svr();
|
|
|
|
#if defined(CONFIG_FSL_SATA_V2) && defined(CONFIG_FSL_SATA_ERRATUM_A001)
|
|
if (IS_SVR_REV(svr, 1, 0)) {
|
|
switch (SVR_SOC_VER(svr)) {
|
|
case SVR_P1013:
|
|
case SVR_P1022:
|
|
puts("Work-around for Erratum SATA A001 enabled\n");
|
|
}
|
|
}
|
|
#endif
|
|
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES8)
|
|
puts("Work-around for Erratum SERDES8 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES9)
|
|
puts("Work-around for Erratum SERDES9 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_SERDES_A005)
|
|
puts("Work-around for Erratum SERDES-A005 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_P4080_ERRATUM_CPU22)
|
|
if (SVR_MAJ(svr) < 3)
|
|
puts("Work-around for Erratum CPU22 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011
|
|
/*
|
|
* NMG_CPU_A011 applies to P4080 rev 1.0, 2.0, fixed in 3.0
|
|
* also applies to P3041 rev 1.0, 1.1, P2041 rev 1.0, 1.1
|
|
* The SVR has been checked by cpu_init_r().
|
|
*/
|
|
if (enable_cpu_a011_workaround)
|
|
puts("Work-around for Erratum CPU-A011 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_CPU_A003999)
|
|
puts("Work-around for Erratum CPU-A003999 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_DDR_A003474)
|
|
puts("Work-around for Erratum DDR-A003473 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_DDR_MSYNC_IN)
|
|
puts("Work-around for DDR MSYNC_IN Erratum enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC111)
|
|
puts("Work-around for Erratum ESDHC111 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A004468
|
|
puts("Work-around for Erratum A004468 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC135)
|
|
puts("Work-around for Erratum ESDHC135 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC13)
|
|
if (SVR_MAJ(svr) < 3)
|
|
puts("Work-around for Erratum ESDHC13 enabled\n");
|
|
#endif
|
|
#if defined(CONFIG_SYS_FSL_ERRATUM_ESDHC_A001)
|
|
puts("Work-around for Erratum ESDHC-A001 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A002
|
|
puts("Work-around for Erratum CPC-A002 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_CPC_A003
|
|
puts("Work-around for Erratum CPC-A003 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_ELBC_A001
|
|
puts("Work-around for Erratum ELBC-A001 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_DDR_A003
|
|
puts("Work-around for Erratum DDR-A003 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_DDR_115
|
|
puts("Work-around for Erratum DDR115 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134
|
|
puts("Work-around for Erratum DDR111 enabled\n");
|
|
puts("Work-around for Erratum DDR134 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A002769
|
|
puts("Work-around for Erratum IFC-A002769 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_P1010_A003549
|
|
puts("Work-around for Erratum P1010-A003549 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_IFC_A003399
|
|
puts("Work-around for Erratum IFC A-003399 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_DDR120
|
|
if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0))
|
|
puts("Work-around for Erratum NMG DDR120 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_LBC103
|
|
puts("Work-around for Erratum NMG_LBC103 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129
|
|
if ((SVR_MAJ(svr) == 1) || IS_SVR_REV(svr, 2, 0))
|
|
puts("Work-around for Erratum NMG ETSEC129 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A004510
|
|
puts("Work-around for Erratum A004510 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_SRIO_A004034
|
|
puts("Work-around for Erratum SRIO-A004034 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A_004934
|
|
puts("Work-around for Erratum A004934 enabled\n");
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A004849
|
|
/* This work-around is implemented in PBI, so just check for it */
|
|
check_erratum_a4849(svr);
|
|
#endif
|
|
#ifdef CONFIG_SYS_FSL_ERRATUM_A004580
|
|
/* This work-around is implemented in PBI, so just check for it */
|
|
check_erratum_a4580(svr);
|
|
#endif
|
|
#ifdef CONFIG_SYS_P4080_ERRATUM_PCIE_A003
|
|
puts("Work-around for Erratum PCIe-A003 enabled\n");
|
|
#endif
|
|
return 0;
|
|
}
|
|
|
|
U_BOOT_CMD(
|
|
errata, 1, 0, do_errata,
|
|
"Report errata workarounds",
|
|
""
|
|
);
|