mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-21 17:38:51 +09:00
![Marek Vasut](/assets/img/avatar_default.png)
The GMAC which is enabled is purely board property, so do not enable arbitrary GMAC in DT include files. Same goes for PHY mode, which is again a board property. The CycloneV SoCDK does this correctly, but SoCrates doesn't. This bug never manifested itself though, since all the boards ever used the GMAC1 . This bug manifests itself only on boards that utilise GMAC0. Signed-off-by: Marek Vasut <marex@denx.de>
61 lines
993 B
Plaintext
61 lines
993 B
Plaintext
/*
|
|
* Copyright (C) 2014 Steffen Trumtrar <s.trumtrar@pengutronix.de>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include "socfpga_cyclone5.dtsi"
|
|
|
|
/ {
|
|
model = "EBV SOCrates";
|
|
compatible = "ebv,socrates", "altr,socfpga-cyclone5", "altr,socfpga";
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,115200";
|
|
};
|
|
|
|
memory {
|
|
name = "memory";
|
|
device_type = "memory";
|
|
reg = <0x0 0x40000000>; /* 1GB */
|
|
};
|
|
};
|
|
|
|
&gmac1 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
|
|
rtc: rtc@68 {
|
|
compatible = "stm,m41t82";
|
|
reg = <0x68>;
|
|
};
|
|
};
|
|
|
|
&mmc0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&qspi {
|
|
status = "okay";
|
|
|
|
flash0: n25q00@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "n25q00";
|
|
reg = <0>; /* chip select */
|
|
spi-max-frequency = <50000000>;
|
|
m25p,fast-read;
|
|
page-size = <256>;
|
|
block-size = <16>; /* 2^16, 64KB */
|
|
read-delay = <4>; /* delay value in read data capture register */
|
|
tshsl-ns = <50>;
|
|
tsd2d-ns = <50>;
|
|
tchsh-ns = <4>;
|
|
tslch-ns = <4>;
|
|
};
|
|
};
|