mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-19 01:27:59 +09:00
4d013d8fa8
enable this clock with the following: clk_usb_otg_enable((void *)HSOTG_BASE_ADDR) Signed-off-by: Steve Rae <srae@broadcom.com> Reviewed-by: Felipe Balbi <balbi@ti.com>
31 lines
861 B
C
31 lines
861 B
C
/*
|
|
* Copyright 2013 Broadcom Corporation.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/* This API file is loosely based on u-boot/drivers/video/ipu.h and linux */
|
|
|
|
#ifndef __KONA_COMMON_CLK_H
|
|
#define __KONA_COMMON_CLK_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
struct clk;
|
|
|
|
/* Only implement required functions for your specific architecture */
|
|
int clk_init(void);
|
|
struct clk *clk_get(const char *id);
|
|
int clk_enable(struct clk *clk);
|
|
void clk_disable(struct clk *clk);
|
|
unsigned long clk_get_rate(struct clk *clk);
|
|
long clk_round_rate(struct clk *clk, unsigned long rate);
|
|
int clk_set_rate(struct clk *clk, unsigned long rate);
|
|
int clk_set_parent(struct clk *clk, struct clk *parent);
|
|
struct clk *clk_get_parent(struct clk *clk);
|
|
int clk_sdio_enable(void *base, u32 rate, u32 *actual_ratep);
|
|
int clk_bsc_enable(void *base);
|
|
int clk_usb_otg_enable(void *base);
|
|
|
|
#endif
|