mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-29 14:23:44 +09:00
d93d0f0cfe
This patch is intended to prepare the other S5P SoC. (s5pc210) If use SoC specific defines then can't share with other SoC. So, make the accessor functions for access the base address by common way. Signed-off-by: Minkyu Kang <mk7.kang@samsung.com> Signed-off-by: Kyungmin Park <kyungmin.park@samsung.com>
50 lines
1.6 KiB
C
50 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2010 Samsung Electronics
|
|
* Naveen Krishna Ch <ch.naveen@samsung.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/smc.h>
|
|
|
|
/*
|
|
* s5pc1xx_config_sromc() - select the proper SROMC Bank and configure the
|
|
* band width control and bank control registers
|
|
* srom_bank - SROM Bank 0 to 5
|
|
* smc_bw_conf - SMC Band witdh reg configuration value
|
|
* smc_bc_conf - SMC Bank Control reg configuration value
|
|
*/
|
|
void s5pc1xx_config_sromc(u32 srom_bank, u32 smc_bw_conf, u32 smc_bc_conf)
|
|
{
|
|
u32 tmp;
|
|
struct s5pc1xx_smc *srom =
|
|
(struct s5pc1xx_smc *)samsung_get_base_sromc();
|
|
|
|
/* Configure SMC_BW register to handle proper SROMC bank */
|
|
tmp = srom->bw;
|
|
tmp &= ~(0xF << (srom_bank * 4));
|
|
tmp |= smc_bw_conf;
|
|
srom->bw = tmp;
|
|
|
|
/* Configure SMC_BC register */
|
|
srom->bc[srom_bank] = smc_bc_conf;
|
|
}
|