mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 02:36:39 +09:00
f311838ded
The T4 has added devices to previous corenet implementations: * SEC has 3 more DECO units * New PMAN device * New DCE device This doesn't add full support for the new devices. Just some preliminary support. Move PMAN LIODN to upper half of register Despite having only one LIODN, the PMAN LIODN is stored in the upper half of the register. Re-use the 2-LIODN code and just set the LIODN as if the second one is 0. This results in the actual LIODN being written to the upper half of the register. Signed-off-by: Andy Fleming <afleming@freescale.com>
69 lines
1.9 KiB
C
69 lines
1.9 KiB
C
/*
|
|
* Copyright 2009-2011 Freescale Semiconductor, Inc.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef _FSL_PORTALS_H_
|
|
#define _FSL_PORTALS_H_
|
|
|
|
/* entries must be in order and contiguous */
|
|
enum fsl_dpaa_dev {
|
|
FSL_HW_PORTAL_SEC,
|
|
#ifdef CONFIG_SYS_DPAA_FMAN
|
|
FSL_HW_PORTAL_FMAN1,
|
|
#if (CONFIG_SYS_NUM_FMAN == 2)
|
|
FSL_HW_PORTAL_FMAN2,
|
|
#endif
|
|
#endif
|
|
FSL_HW_PORTAL_PME,
|
|
#ifdef CONFIG_SYS_FSL_RAID_ENGINE
|
|
FSL_HW_PORTAL_RAID_ENGINE,
|
|
#endif
|
|
#ifdef CONFIG_SYS_DPAA_RMAN
|
|
FSL_HW_PORTAL_RMAN,
|
|
#endif
|
|
#ifdef CONFIG_SYS_DPAA_DCE
|
|
FSL_HW_PORTAL_DCE,
|
|
#endif
|
|
|
|
};
|
|
|
|
struct qportal_info {
|
|
u16 dliodn; /* DQRR LIODN */
|
|
u16 fliodn; /* frame data LIODN */
|
|
u16 liodn_offset;
|
|
u8 sdest;
|
|
};
|
|
|
|
#define SET_QP_INFO(dqrr, fdata, off, dest) \
|
|
{ .dliodn = dqrr, .fliodn = fdata, .liodn_offset = off, .sdest = dest }
|
|
|
|
extern int get_dpaa_liodn(enum fsl_dpaa_dev dpaa_dev,
|
|
u32 *liodns, int liodn_offset);
|
|
extern void setup_portals(void);
|
|
extern void fdt_fixup_qportals(void *blob);
|
|
extern void fdt_fixup_bportals(void *blob);
|
|
|
|
extern struct qportal_info qp_info[];
|
|
extern void fdt_portal(void *blob, const char *compat, const char *container,
|
|
u64 addr, u32 size);
|
|
|
|
#endif
|