mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 02:36:39 +09:00
ee0c538951
Some boards cannot do voltage negotiation but need to set the VSELECT bit forcely to ensure it to work at 1.8V. This commit adds CONFIG_SYS_FSL_ESDHC_FORCE_VSELECT flag for this use. Signed-off-by: Otavio Salvador <otavio@ossystems.com.br>
7 lines
284 B
Plaintext
7 lines
284 B
Plaintext
CONFIG_SYS_FSL_ESDHC_LE means ESDHC IP is in little-endian mode.
|
|
CONFIG_SYS_FSL_ESDHC_BE means ESDHC IP is in big-endian mode.
|
|
CONFIG_SYS_FSL_ESDHC_FORCE_VSELECT forces to run at 1.8V.
|
|
|
|
Accessing ESDHC registers can be determined by ESDHC IP's endian
|
|
mode or processor's endian mode.
|