mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-05 17:53:44 +09:00
f02abb0608
Lichee Pi Zero is a development board with a V3s SoC, which features 64MiB DRAM co-packaged within the SoC, a TF slot, a SPI NOR slot (not soldered in production batch), a 40-pin RGB LCD connector and some extra pins available as 2.54mm pins or stamp holes. Add support for it. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
13 lines
315 B
Plaintext
13 lines
315 B
Plaintext
CONFIG_ARM=y
|
|
CONFIG_ARCH_SUNXI=y
|
|
CONFIG_MACH_SUN8I_V3S=y
|
|
CONFIG_DRAM_CLK=360
|
|
CONFIG_DRAM_ZQ=14779
|
|
CONFIG_DEFAULT_DEVICE_TREE="sun8i-v3s-licheepi-zero"
|
|
# CONFIG_CONSOLE_MUX is not set
|
|
CONFIG_SPL=y
|
|
# CONFIG_CMD_IMLS is not set
|
|
# CONFIG_CMD_FLASH is not set
|
|
# CONFIG_CMD_FPGA is not set
|
|
# CONFIG_NETDEVICES is not set
|