mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-15 01:03:24 +09:00
452f50f7cf
U-boot needs a host controller or "hose" to interact with the PCI busses behind them. This change installs a host controller during initialization of the coreboot "board" which implements some of X86's basic PCI semantics. This relies on some existing generic code, but also duplicates a little bit of code from the sc520 implementation. Ideally we'd eliminate that duplication at some point. It looks like in order to scan buses beyond bus 0, we'll need to tell u-boot's generic PCI configuration code what to do if it encounters a bridge, specifically to scan the bus on the other side of it. Signed-off-by: Gabe Black <gabeblack@chromium.org> Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Graeme Russ <graeme.russ@gmail.com> |
||
|---|---|---|
| .. | ||
| arch-coreboot | ||
| arch-sc520 | ||
| video | ||
| bitops.h | ||
| bootparam.h | ||
| byteorder.h | ||
| cache.h | ||
| config.h | ||
| e820.h | ||
| errno.h | ||
| global_data.h | ||
| i8254.h | ||
| i8259.h | ||
| ibmpc.h | ||
| init_helpers.h | ||
| init_wrappers.h | ||
| interrupt.h | ||
| io.h | ||
| ioctl.h | ||
| ist.h | ||
| pci.h | ||
| posix_types.h | ||
| processor-flags.h | ||
| processor.h | ||
| ptrace.h | ||
| realmode.h | ||
| relocate.h | ||
| string.h | ||
| types.h | ||
| u-boot-x86.h | ||
| u-boot.h | ||
| unaligned.h | ||
| zimage.h | ||