mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-12 14:16:17 +09:00
86cf1c8285
We have the following cases: - CONFIG_NR_DRAM_BANKS was defined, migrate normally - CONFIG_NR_DRAM_BANKS_MAX was defined and then used for CONFIG_NR_DRAM_BANKS after a check, just migrate it over now. - CONFIG_NR_DRAM_BANKS was very oddly defined on p2771-0000-* (to 1024 + 2), set this to 8. Signed-off-by: Tom Rini <trini@konsulko.com>
39 lines
967 B
C
39 lines
967 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2018 Cisco Systems, Inc.
|
|
*
|
|
* Author: Thomas Fitzsimmons <fitzsim@fitzsim.org>
|
|
*
|
|
* Configuration settings for the Broadcom BCM7445 SoC family.
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#define CONFIG_SYS_NS16550_COM3 0xf040ab00
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x80100000
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x80200000
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN ((10 * 1024) << 10) /* 10 MiB */
|
|
|
|
#include "bcmstb.h"
|
|
|
|
#define BCMSTB_SDHCI_BASE 0xf03e0200
|
|
#define BCMSTB_TIMER_LOW 0xf0412008
|
|
#define BCMSTB_TIMER_HIGH 0xf041200c
|
|
#define BCMSTB_TIMER_FREQUENCY 0xf0412020
|
|
#define BCMSTB_HIF_MSPI_BASE 0xf03e3400
|
|
#define BCMSTB_BSPI_BASE 0xf03e3200
|
|
#define BCMSTB_HIF_SPI_INTR2 0xf03e1a00
|
|
#define BCMSTB_CS_REG 0xf03e0920
|
|
|
|
#define CONFIG_ENV_IS_IN_SPI_FLASH 1
|
|
#define CONFIG_DM_SPI 1
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
#define CONFIG_CMD_SF
|
|
#define CONFIG_CMD_SPI
|
|
#define CONFIG_CMD_SF_TEST
|
|
|
|
#endif /* __CONFIG_H */
|