mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-05 12:23:21 +09:00
![Andrew Bradford](/assets/img/avatar_default.png)
Allow for configuration of FSP UPD from the device tree which will override any settings which the FSP was built with itself. Modify the MinnowMax and BayleyBay boards to transfer sensible UPD settings from the Intel FSPv4 Gold release to the respective dts files, with the condition that the memory-down parameters for MinnowMax are also used. Signed-off-by: Andrew Bradford <andrew.bradford@kodakalaris.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Tested-by: Bin Meng <bmeng.cn@gmail.com> Removed fsp,mrc-debug-msg and fsp,enable-xhci for minnowmax, bayleybay Fixed lines >80col Signed-off-by: Simon Glass <sjg@chromium.org>
199 lines
3.6 KiB
Plaintext
199 lines
3.6 KiB
Plaintext
/*
|
|
* Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/gpio/x86-gpio.h>
|
|
|
|
/include/ "skeleton.dtsi"
|
|
/include/ "serial.dtsi"
|
|
/include/ "rtc.dtsi"
|
|
|
|
/ {
|
|
model = "Intel Minnowboard Max";
|
|
compatible = "intel,minnowmax", "intel,baytrail";
|
|
|
|
aliases {
|
|
serial0 = &serial;
|
|
spi0 = "/spi";
|
|
};
|
|
|
|
config {
|
|
silent_console = <0>;
|
|
};
|
|
|
|
pch_pinctrl {
|
|
compatible = "intel,x86-pinctrl";
|
|
io-base = <0x4c>;
|
|
|
|
pin_usb_host_en0@0 {
|
|
gpio-offset = <0x80 8>;
|
|
pad-offset = <0x260>;
|
|
mode-gpio;
|
|
output-value = <1>;
|
|
direction = <PIN_OUTPUT>;
|
|
};
|
|
|
|
pin_usb_host_en1@0 {
|
|
gpio-offset = <0x80 9>;
|
|
pad-offset = <0x258>;
|
|
mode-gpio;
|
|
output-value = <1>;
|
|
direction = <PIN_OUTPUT>;
|
|
};
|
|
};
|
|
|
|
gpioa {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0 0x20>;
|
|
bank-name = "A";
|
|
};
|
|
|
|
gpiob {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0x20 0x20>;
|
|
bank-name = "B";
|
|
};
|
|
|
|
gpioc {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0x40 0x20>;
|
|
bank-name = "C";
|
|
};
|
|
|
|
gpiod {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0x60 0x20>;
|
|
bank-name = "D";
|
|
};
|
|
|
|
gpioe {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0x80 0x20>;
|
|
bank-name = "E";
|
|
};
|
|
|
|
gpiof {
|
|
compatible = "intel,ich6-gpio";
|
|
u-boot,dm-pre-reloc;
|
|
reg = <0xA0 0x20>;
|
|
bank-name = "F";
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "/serial";
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "intel,baytrail-cpu";
|
|
reg = <0>;
|
|
intel,apic-id = <0>;
|
|
};
|
|
|
|
cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "intel,baytrail-cpu";
|
|
reg = <1>;
|
|
intel,apic-id = <4>;
|
|
};
|
|
|
|
};
|
|
|
|
pci {
|
|
compatible = "intel,pci-baytrail", "pci-x86";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
u-boot,dm-pre-reloc;
|
|
ranges = <0x02000000 0x0 0xd0000000 0xd0000000 0 0x10000000
|
|
0x42000000 0x0 0xc0000000 0xc0000000 0 0x10000000
|
|
0x01000000 0x0 0x2000 0x2000 0 0xe000>;
|
|
};
|
|
|
|
fsp {
|
|
compatible = "intel,baytrail-fsp";
|
|
fsp,mrc-init-tseg-size = <0>;
|
|
fsp,mrc-init-mmio-size = <0x800>;
|
|
fsp,mrc-init-spd-addr1 = <0xa0>;
|
|
fsp,mrc-init-spd-addr2 = <0xa2>;
|
|
fsp,emmc-boot-mode = <2>;
|
|
fsp,enable-sdio;
|
|
fsp,enable-sdcard;
|
|
fsp,enable-hsuart1;
|
|
fsp,enable-spi;
|
|
fsp,enable-sata;
|
|
fsp,sata-mode = <1>;
|
|
fsp,enable-lpe;
|
|
fsp,lpss-sio-enable-pci-mode;
|
|
fsp,enable-dma0;
|
|
fsp,enable-dma1;
|
|
fsp,enable-i2c0;
|
|
fsp,enable-i2c1;
|
|
fsp,enable-i2c2;
|
|
fsp,enable-i2c3;
|
|
fsp,enable-i2c4;
|
|
fsp,enable-i2c5;
|
|
fsp,enable-i2c6;
|
|
fsp,enable-pwm0;
|
|
fsp,enable-pwm1;
|
|
fsp,igd-dvmt50-pre-alloc = <2>;
|
|
fsp,aperture-size = <2>;
|
|
fsp,gtt-size = <2>;
|
|
fsp,serial-debug-port-address = <0x3f8>;
|
|
fsp,serial-debug-port-type = <1>;
|
|
fsp,scc-enable-pci-mode;
|
|
fsp,os-selection = <4>;
|
|
fsp,emmc45-ddr50-enabled;
|
|
fsp,emmc45-retune-timer-value = <8>;
|
|
fsp,enable-igd;
|
|
fsp,enable-memory-down;
|
|
fsp,memory-down-params {
|
|
compatible = "intel,baytrail-fsp-mdp";
|
|
fsp,dram-speed = <1>;
|
|
fsp,dram-type = <1>;
|
|
fsp,dimm-0-enable;
|
|
fsp,dimm-width = <1>;
|
|
fsp,dimm-density = <2>;
|
|
fsp,dimm-bus-width = <3>;
|
|
fsp,dimm-sides = <0>;
|
|
fsp,dimm-tcl = <0xb>;
|
|
fsp,dimm-trpt-rcd = <0xb>;
|
|
fsp,dimm-twr = <0xc>;
|
|
fsp,dimm-twtr = <6>;
|
|
fsp,dimm-trrd = <6>;
|
|
fsp,dimm-trtp = <6>;
|
|
fsp,dimm-tfaw = <0x14>;
|
|
};
|
|
};
|
|
|
|
spi {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
compatible = "intel,ich-spi";
|
|
spi-flash@0 {
|
|
reg = <0>;
|
|
compatible = "stmicro,n25q064a", "spi-flash";
|
|
memory-map = <0xff800000 0x00800000>;
|
|
};
|
|
};
|
|
|
|
microcode {
|
|
update@0 {
|
|
#include "microcode/m0130673322.dtsi"
|
|
};
|
|
};
|
|
|
|
};
|