mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-06 19:26:16 +09:00
93768393d7
Enable SPL DM too. Signed-off-by: Michal Simek <michal.simek@xilinx.com> Reviewed-by: Thomas Chou <thomas@wytron.com.tw>
14 lines
398 B
Plaintext
14 lines
398 B
Plaintext
Binding for Xilinx Uartlite Controller
|
|
|
|
Required properties:
|
|
- compatible : should be "xlnx,xps-uartlite-1.00.a", or "xlnx,opb-uartlite-1.00.b"
|
|
- reg: Should contain UART controller registers location and length.
|
|
- interrupts: Should contain UART controller interrupts.
|
|
|
|
Example:
|
|
serial@40600000 {
|
|
compatible = "xlnx,xps-uartlite-1.00.a";
|
|
interrupts = <1 0>;
|
|
reg = <0x40600000 0x10000>;
|
|
};
|