mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-15 06:33:45 +09:00
![]() Having a loop with a counter is no timing guarentee for timing accuracy or compiler optimizations. For e.g. the same loop counter which runs when the MPU is running at 600MHz will timeout in around half the time when running at 1GHz. or the example where GCC 4.5 compiles with different optimization compared to GCC 4.4. use timer to keep track of time elapse and we use an emperical number - 1sec for a worst case timeout. This should never happen, and is adequate imaginary condition for us to fail with timeout. Signed-off-by: Nishanth Menon <nm@ti.com> Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com> |
||
---|---|---|
.. | ||
atmel_mci.c | ||
atmel_mci.h | ||
bfin_sdh.c | ||
fsl_esdhc.c | ||
gen_atmel_mci.c | ||
Makefile | ||
mmc.c | ||
mxcmmc.c | ||
omap3_mmc.c | ||
omap3_mmc.h | ||
omap_hsmmc.c | ||
pxa_mmc.c | ||
pxa_mmc.h | ||
s5p_mmc.c |