mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-18 17:18:01 +09:00
6c43f6c8d9
All based off of Tegra124. As a Tegra210 board is brought up, these may change a bit to match the HW more closely, but probably 90% of this is identical to T124. Note that since T210 is a 64-bit build, it has no SPL component, and hence no cpu.c for Tegra210. Signed-off-by: Tom Warren <twarren@nvidia.com>
28 lines
591 B
C
28 lines
591 B
C
/*
|
|
* (C) Copyright 2010-2015
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/* Tegra210 clock control definitions */
|
|
|
|
#ifndef _TEGRA210_CLOCK_H_
|
|
#define _TEGRA210_CLOCK_H_
|
|
|
|
#include <asm/arch-tegra/clock.h>
|
|
|
|
/* CLK_RST_CONTROLLER_OSC_CTRL_0 */
|
|
#define OSC_FREQ_SHIFT 28
|
|
#define OSC_FREQ_MASK (0xF << OSC_FREQ_SHIFT)
|
|
|
|
/* PLL bits that differ from generic clk_rst.h */
|
|
#define PLLC_RESET 30
|
|
#define PLLC_IDDQ 27
|
|
#define PLLD_ENABLE_CLK 21
|
|
#define PLLD_EN_LCKDET 28
|
|
|
|
int tegra_plle_enable(void);
|
|
|
|
#endif /* _TEGRA210_CLOCK_H_ */
|