mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 05:06:16 +09:00
1e53d5b585
The DSP remote processors on K3 SoCs require a boot register to be programmed with a boot address, and these boot addresses need to be aligned on certain address boundaries. The current code does not have any error checks, and relies on the System Firmware to perform the checking. Add logic to perform this sanity check within the remoteproc driver itself to detect these anomalies specifically, and print a meaningful trace. This avoids the cumbersome debug of root-causing such failures from the corresponding TI-SCI failure. The C66x and C71x DSP cores have different alignment needs and are as follows: C66x DSP = 1 KB (0x400) C71x DSP = 2 MB (0x200000) Signed-off-by: Suman Anna <s-anna@ti.com> |
||
|---|---|---|
| .. | ||
| k3_system_controller.c | ||
| Kconfig | ||
| Makefile | ||
| rproc-elf-loader.c | ||
| rproc-uclass.c | ||
| sandbox_testproc.c | ||
| stm32_copro.c | ||
| ti_k3_arm64_rproc.c | ||
| ti_k3_dsp_rproc.c | ||
| ti_k3_r5f_rproc.c | ||
| ti_power_proc.c | ||
| ti_sci_proc.h | ||