mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-05 17:53:44 +09:00
8e4ab1d582
While the Exynos5420 chip is used in both Smdk5420 and in the Peach-Pit line of devices, there could be other boards using the same chip, so a common configuration file is being added (exynos5420.h) as well as two common device tree files (exynos54xx.dtsi & exynos5420.dtsi). The peach board as declared in boards.cfg is a copy of smdk5420 declaration. The configuration files are similar, but define different default device trees, console serial ports and prompts. The device tree files for smdk5420 and peach-pit inherit from the same common file. Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Signed-off-by: Akshay Saraswat <akshay.s@samsung.com> Acked-by: Simon Glass <sjg@chromium.org> Tested-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
47 lines
1.1 KiB
C
47 lines
1.1 KiB
C
/*
|
|
* Copyright (C) 2013 Samsung Electronics
|
|
*
|
|
* Configuration settings for the SAMSUNG EXYNOS5420 SoC
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __CONFIG_EXYNOS5420_H
|
|
#define __CONFIG_EXYNOS5420_H
|
|
|
|
#define CONFIG_EXYNOS5420 /* which is in a Exynos5 Family */
|
|
|
|
#define MACH_TYPE_SMDK5420 8002
|
|
#define CONFIG_MACH_TYPE MACH_TYPE_SMDK5420
|
|
|
|
#define CONFIG_VAR_SIZE_SPL
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE 0x20000000
|
|
#define CONFIG_SYS_TEXT_BASE 0x23E00000
|
|
#ifdef CONFIG_VAR_SIZE_SPL
|
|
#define CONFIG_SPL_TEXT_BASE 0x02024410
|
|
#else
|
|
#define CONFIG_SPL_TEXT_BASE 0x02024400
|
|
#endif
|
|
#define CONFIG_IRAM_TOP 0x02074000
|
|
|
|
#define CONFIG_DEVICE_TREE_LIST "exynos5420-peach-pit exynos5420-smdk5420"
|
|
|
|
#define CONFIG_MAX_I2C_NUM 11
|
|
|
|
/* Enable FIT support and comparison */
|
|
#define CONFIG_FIT
|
|
#define CONFIG_FIT_BEST_MATCH
|
|
|
|
#define CONFIG_BOARD_REV_GPIO_COUNT 2
|
|
|
|
#define CONFIG_BOOTCOMMAND "mmc read 20007000 451 2000; bootm 20007000"
|
|
|
|
/*
|
|
* Put the initial stack pointer 1KB below this to allow room for the
|
|
* SPL marker. This value is arbitrary, but gd_t is placed starting here.
|
|
*/
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_IRAM_TOP - 0x800)
|
|
|
|
#endif /* __CONFIG_EXYNOS5420_H */
|