mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-16 23:18:51 +09:00
![Andy Shevchenko](/assets/img/avatar_default.png)
Intel Tangier has a shared DMA controller that, according to Microsoft spec, has to be presented in CSRT table. Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
125 lines
3.1 KiB
C
125 lines
3.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (c) 2017 Intel Corporation
|
|
*
|
|
* Partially based on acpi.c for other x86 platforms
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <cpu.h>
|
|
#include <dm.h>
|
|
#include <dm/uclass-internal.h>
|
|
#include <asm/acpi_table.h>
|
|
#include <asm/ioapic.h>
|
|
#include <asm/mpspec.h>
|
|
#include <asm/tables.h>
|
|
#include <asm/arch/global_nvs.h>
|
|
|
|
void acpi_create_fadt(struct acpi_fadt *fadt, struct acpi_facs *facs,
|
|
void *dsdt)
|
|
{
|
|
struct acpi_table_header *header = &(fadt->header);
|
|
|
|
memset((void *)fadt, 0, sizeof(struct acpi_fadt));
|
|
|
|
acpi_fill_header(header, "FACP");
|
|
header->length = sizeof(struct acpi_fadt);
|
|
header->revision = 6;
|
|
|
|
fadt->firmware_ctrl = (u32)facs;
|
|
fadt->dsdt = (u32)dsdt;
|
|
fadt->preferred_pm_profile = ACPI_PM_UNSPECIFIED;
|
|
|
|
fadt->iapc_boot_arch = ACPI_FADT_VGA_NOT_PRESENT |
|
|
ACPI_FADT_NO_PCIE_ASPM_CONTROL;
|
|
fadt->flags =
|
|
ACPI_FADT_WBINVD |
|
|
ACPI_FADT_POWER_BUTTON | ACPI_FADT_SLEEP_BUTTON |
|
|
ACPI_FADT_SEALED_CASE | ACPI_FADT_HEADLESS |
|
|
ACPI_FADT_HW_REDUCED_ACPI;
|
|
|
|
fadt->minor_revision = 2;
|
|
|
|
fadt->x_firmware_ctl_l = (u32)facs;
|
|
fadt->x_firmware_ctl_h = 0;
|
|
fadt->x_dsdt_l = (u32)dsdt;
|
|
fadt->x_dsdt_h = 0;
|
|
|
|
header->checksum = table_compute_checksum(fadt, header->length);
|
|
}
|
|
|
|
u32 acpi_fill_madt(u32 current)
|
|
{
|
|
current += acpi_create_madt_lapics(current);
|
|
|
|
current += acpi_create_madt_ioapic((struct acpi_madt_ioapic *)current,
|
|
io_apic_read(IO_APIC_ID) >> 24, IO_APIC_ADDR, 0);
|
|
|
|
return current;
|
|
}
|
|
|
|
u32 acpi_fill_mcfg(u32 current)
|
|
{
|
|
/* TODO: Derive parameters from SFI MCFG table */
|
|
current += acpi_create_mcfg_mmconfig
|
|
((struct acpi_mcfg_mmconfig *)current,
|
|
0x3f500000, 0x0, 0x0, 0x0);
|
|
|
|
return current;
|
|
}
|
|
|
|
static u32 acpi_fill_csrt_dma(struct acpi_csrt_group *grp)
|
|
{
|
|
struct acpi_csrt_shared_info *si = (struct acpi_csrt_shared_info *)&grp[1];
|
|
|
|
/* Fill the Resource Group with Shared Information attached */
|
|
memset(grp, 0, sizeof(*grp));
|
|
grp->shared_info_length = sizeof(struct acpi_csrt_shared_info);
|
|
grp->length = sizeof(struct acpi_csrt_group) + grp->shared_info_length;
|
|
/* TODO: All values below should come from U-Boot DT somehow */
|
|
sprintf((char *)&grp->vendor_id, "%04X", 0x8086);
|
|
grp->device_id = 0x11a2;
|
|
|
|
/* Fill the Resource Group Shared Information */
|
|
memset(si, 0, sizeof(*si));
|
|
si->major_version = 1;
|
|
si->minor_version = 0;
|
|
/* TODO: All values below should come from U-Boot DT somehow */
|
|
si->mmio_base_low = 0xff192000;
|
|
si->mmio_base_high = 0;
|
|
si->gsi_interrupt = 32;
|
|
si->interrupt_polarity = 1;
|
|
si->interrupt_mode = 0;
|
|
si->num_channels = 8;
|
|
si->dma_address_width = 32;
|
|
si->base_request_line = 0;
|
|
si->num_handshake_signals = 16;
|
|
si->max_block_size = 0x20000;
|
|
|
|
return grp->length;
|
|
}
|
|
|
|
u32 acpi_fill_csrt(u32 current)
|
|
{
|
|
current += acpi_fill_csrt_dma((struct acpi_csrt_group *)current);
|
|
|
|
return current;
|
|
}
|
|
|
|
void acpi_create_gnvs(struct acpi_global_nvs *gnvs)
|
|
{
|
|
struct udevice *dev;
|
|
int ret;
|
|
|
|
/* at least we have one processor */
|
|
gnvs->pcnt = 1;
|
|
|
|
/* override the processor count with actual number */
|
|
ret = uclass_find_first_device(UCLASS_CPU, &dev);
|
|
if (ret == 0 && dev != NULL) {
|
|
ret = cpu_get_count(dev);
|
|
if (ret > 0)
|
|
gnvs->pcnt = ret;
|
|
}
|
|
}
|