mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
8b3f7bf7ec
A known hardware issue of USB1 port where bit 1 (connect status change) of PORTSC register will be set after issuing Port Reset (like "usb reset" in u-boot command line). This will be treated as an error and stops later device enumeration. Therefore we clear that bit after Port Reset in order to proceed later device enumeration. Signed-off-by: Jim Lin <jilin@nvidia.com> Acked-by: Stephen Warren <swarren@wwwdotorg.org> Signed-off-by: Tom Warren <twarren@nvidia.com>
79 lines
2.1 KiB
C
79 lines
2.1 KiB
C
/*
|
|
* Copyright (c) 2009-2012 NVIDIA Corporation
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <usb.h>
|
|
|
|
#include "ehci.h"
|
|
#include "ehci-core.h"
|
|
|
|
#include <asm/errno.h>
|
|
#include <asm/arch/usb.h>
|
|
|
|
/*
|
|
* A known hardware issue where Connect Status Change bit of PORTSC register
|
|
* of USB1 controller will be set after Port Reset.
|
|
* We have to clear it in order for later device enumeration to proceed.
|
|
* This ehci_powerup_fixup overrides the weak function ehci_powerup_fixup
|
|
* in "ehci-hcd.c".
|
|
*/
|
|
void ehci_powerup_fixup(uint32_t *status_reg, uint32_t *reg)
|
|
{
|
|
mdelay(50);
|
|
if (((u32) status_reg & TEGRA_USB_ADDR_MASK) != TEGRA_USB1_BASE)
|
|
return;
|
|
/* For EHCI_PS_CSC to be cleared in ehci_hcd.c */
|
|
if (ehci_readl(status_reg) & EHCI_PS_CSC)
|
|
*reg |= EHCI_PS_CSC;
|
|
}
|
|
|
|
/*
|
|
* Create the appropriate control structures to manage
|
|
* a new EHCI host controller.
|
|
*/
|
|
int ehci_hcd_init(void)
|
|
{
|
|
u32 our_hccr, our_hcor;
|
|
|
|
/*
|
|
* Select the first port, as we don't have a way of selecting others
|
|
* yet
|
|
*/
|
|
if (tegrausb_start_port(0, &our_hccr, &our_hcor))
|
|
return -1;
|
|
|
|
hccr = (struct ehci_hccr *)our_hccr;
|
|
hcor = (struct ehci_hcor *)our_hcor;
|
|
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Destroy the appropriate control structures corresponding
|
|
* the the EHCI host controller.
|
|
*/
|
|
int ehci_hcd_stop(void)
|
|
{
|
|
tegrausb_stop_port();
|
|
return 0;
|
|
}
|