mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-21 02:28:00 +09:00
88dc409914
The Gardena Smart-Gateway boards have a MT7688 SoC with 128 MiB of RAM and 8 MiB of flash (SPI NOR) and additional 128MiB SPI NAND storage. This patch also includes 2 targets. One is the target that can be programmed into the SPI NOR flash and a 2nd target "xxx-ram" is added to support loading and booting via an already running U-Boot version. This allows easy development and testing without the need to flash the image each time. Signed-off-by: Stefan Roese <sr@denx.de> [fixed and regenerated defconfig files] Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
55 lines
842 B
Plaintext
55 lines
842 B
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2018 Stefan Roese <sr@denx.de>
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "mt7628a.dtsi"
|
|
|
|
/ {
|
|
compatible = "gardena,smart-gateway-mt7688", "ralink,mt7628a-soc";
|
|
model = "Gardena smart-Gateway-MT7688";
|
|
|
|
aliases {
|
|
serial0 = &uart0;
|
|
spi0 = &spi0;
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x0 0x08000000>;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "console=ttyS0,57600";
|
|
stdout-path = &uart0;
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
status = "okay";
|
|
clock-frequency = <40000000>;
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
num-cs = <2>;
|
|
|
|
spi-flash@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "spi-flash", "jedec,spi-nor";
|
|
spi-max-frequency = <40000000>;
|
|
reg = <0>;
|
|
};
|
|
|
|
spi-nand@1 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "spi-nand";
|
|
spi-max-frequency = <40000000>;
|
|
reg = <1>;
|
|
};
|
|
};
|