mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-08-23 10:28:51 +09:00
![Stefano Babic](/assets/img/avatar_default.png)
Change is consistent with other SOCs and it is in preparation for adding SOMs. SOC's related files are moved from cpu/ to mach-imx/<SOC>. This change is also coherent with the structure in kernel. Signed-off-by: Stefano Babic <sbabic@denx.de> CC: Fabio Estevam <fabio.estevam@nxp.com> CC: Akshay Bhat <akshaybhat@timesys.com> CC: Ken Lin <Ken.Lin@advantech.com.tw> CC: Marek Vasut <marek.vasut@gmail.com> CC: Heiko Schocher <hs@denx.de> CC: "Sébastien Szymanski" <sebastien.szymanski@armadeus.com> CC: Christian Gmeiner <christian.gmeiner@gmail.com> CC: Stefan Roese <sr@denx.de> CC: Patrick Bruenn <p.bruenn@beckhoff.com> CC: Troy Kisky <troy.kisky@boundarydevices.com> CC: Nikita Kiryanov <nikita@compulab.co.il> CC: Otavio Salvador <otavio@ossystems.com.br> CC: "Eric Bénard" <eric@eukrea.com> CC: Jagan Teki <jagan@amarulasolutions.com> CC: Ye Li <ye.li@nxp.com> CC: Peng Fan <peng.fan@nxp.com> CC: Adrian Alonso <adrian.alonso@nxp.com> CC: Alison Wang <b18965@freescale.com> CC: Tim Harvey <tharvey@gateworks.com> CC: Martin Donnelly <martin.donnelly@ge.com> CC: Marcin Niestroj <m.niestroj@grinn-global.com> CC: Lukasz Majewski <lukma@denx.de> CC: Adam Ford <aford173@gmail.com> CC: "Albert ARIBAUD (3ADEV)" <albert.aribaud@3adev.fr> CC: Boris Brezillon <boris.brezillon@free-electrons.com> CC: Soeren Moch <smoch@web.de> CC: Richard Hu <richard.hu@technexion.com> CC: Wig Cheng <wig.cheng@technexion.com> CC: Vanessa Maegima <vanessa.maegima@nxp.com> CC: Max Krummenacher <max.krummenacher@toradex.com> CC: Stefan Agner <stefan.agner@toradex.com> CC: Markus Niebel <Markus.Niebel@tq-group.com> CC: Breno Lima <breno.lima@nxp.com> CC: Francesco Montefoschi <francesco.montefoschi@udoo.org> CC: Jaehoon Chung <jh80.chung@samsung.com> CC: Scott Wood <oss@buserror.net> CC: Joe Hershberger <joe.hershberger@ni.com> CC: Anatolij Gustschin <agust@denx.de> CC: Simon Glass <sjg@chromium.org> CC: "Andrew F. Davis" <afd@ti.com> CC: "Łukasz Majewski" <l.majewski@samsung.com> CC: Patrice Chotard <patrice.chotard@st.com> CC: Nobuhiro Iwamatsu <iwamatsu@nigauri.org> CC: Hans de Goede <hdegoede@redhat.com> CC: Masahiro Yamada <yamada.masahiro@socionext.com> CC: Stephen Warren <swarren@nvidia.com> CC: Andre Przywara <andre.przywara@arm.com> CC: "Álvaro Fernández Rojas" <noltari@gmail.com> CC: York Sun <york.sun@nxp.com> CC: Xiaoliang Yang <xiaoliang.yang@nxp.com> CC: Chen-Yu Tsai <wens@csie.org> CC: George McCollister <george.mccollister@gmail.com> CC: Sven Ebenfeld <sven.ebenfeld@gmail.com> CC: Filip Brozovic <fbrozovic@gmail.com> CC: Petr Kulhavy <brain@jikos.cz> CC: Eric Nelson <eric@nelint.com> CC: Bai Ping <ping.bai@nxp.com> CC: Anson Huang <Anson.Huang@nxp.com> CC: Sanchayan Maity <maitysanchayan@gmail.com> CC: Lokesh Vutla <lokeshvutla@ti.com> CC: Patrick Delaunay <patrick.delaunay@st.com> CC: Gary Bisson <gary.bisson@boundarydevices.com> CC: Alexander Graf <agraf@suse.de> CC: u-boot@lists.denx.de Reviewed-by: Fabio Estevam <fabio.estevam@nxp.com> Reviewed-by: Christian Gmeiner <christian.gmeiner@gmail.com>
71 lines
2.0 KiB
C
71 lines
2.0 KiB
C
/*
|
|
* Copyright (C) 2016 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/imx-regs.h>
|
|
#include <asm/arch/iomux.h>
|
|
|
|
static void *base = (void *)IOMUXC_BASE_ADDR;
|
|
|
|
/*
|
|
* iomuxc0 base address. In imx7ulp-pins.h,
|
|
* the offsets of pins in iomuxc0 are from 0xD000,
|
|
* so we set the base address to (0x4103D000 - 0xD000 = 0x41030000)
|
|
*/
|
|
static void *base_mports = (void *)(AIPS0_BASE + 0x30000);
|
|
|
|
/*
|
|
* configures a single pad in the iomuxer
|
|
*/
|
|
void mx7ulp_iomux_setup_pad(iomux_cfg_t pad)
|
|
{
|
|
u32 mux_ctrl_ofs = (pad & MUX_CTRL_OFS_MASK) >> MUX_CTRL_OFS_SHIFT;
|
|
u32 mux_mode = (pad & MUX_MODE_MASK) >> MUX_MODE_SHIFT;
|
|
u32 sel_input_ofs =
|
|
(pad & MUX_SEL_INPUT_OFS_MASK) >> MUX_SEL_INPUT_OFS_SHIFT;
|
|
u32 sel_input =
|
|
(pad & MUX_SEL_INPUT_MASK) >> MUX_SEL_INPUT_SHIFT;
|
|
u32 pad_ctrl_ofs = mux_ctrl_ofs;
|
|
u32 pad_ctrl = (pad & MUX_PAD_CTRL_MASK) >> MUX_PAD_CTRL_SHIFT;
|
|
|
|
debug("[PAD CFG] = 0x%16llX \r\n\tmux_ctl = 0x%X(0x%X) sel_input = 0x%X(0x%X) pad_ctrl = 0x%X(0x%X)\r\n",
|
|
pad, mux_ctrl_ofs, mux_mode, sel_input_ofs, sel_input,
|
|
pad_ctrl_ofs, pad_ctrl);
|
|
|
|
if (mux_mode & IOMUX_CONFIG_MPORTS) {
|
|
mux_mode &= ~IOMUX_CONFIG_MPORTS;
|
|
base = base_mports;
|
|
} else {
|
|
base = (void *)IOMUXC_BASE_ADDR;
|
|
}
|
|
|
|
__raw_writel(((mux_mode << IOMUXC_PCR_MUX_ALT_SHIFT) &
|
|
IOMUXC_PCR_MUX_ALT_MASK), base + mux_ctrl_ofs);
|
|
|
|
if (sel_input_ofs)
|
|
__raw_writel((sel_input << IOMUXC_PSMI_IMUX_ALT_SHIFT),
|
|
base + sel_input_ofs);
|
|
|
|
if (!(pad_ctrl & NO_PAD_CTRL))
|
|
__raw_writel(((mux_mode << IOMUXC_PCR_MUX_ALT_SHIFT) &
|
|
IOMUXC_PCR_MUX_ALT_MASK) |
|
|
(pad_ctrl & (~IOMUXC_PCR_MUX_ALT_MASK)),
|
|
base + pad_ctrl_ofs);
|
|
}
|
|
|
|
/* configures a list of pads within declared with IOMUX_PADS macro */
|
|
void mx7ulp_iomux_setup_multiple_pads(iomux_cfg_t const *pad_list,
|
|
unsigned count)
|
|
{
|
|
iomux_cfg_t const *p = pad_list;
|
|
int i;
|
|
|
|
for (i = 0; i < count; i++) {
|
|
mx7ulp_iomux_setup_pad(*p);
|
|
p++;
|
|
}
|
|
}
|