mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-27 23:20:26 +09:00
8848474c5e
Add ax25 RISC-V platform-specific Kconfig options, to include CPU and timer drivers. Also disable ATCPIT100 SoC timer and replace by PLMT. Signed-off-by: Rick Chen <rick@andestech.com> Cc: Greentime Hu <greentime@andestech.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de>
21 lines
478 B
Plaintext
21 lines
478 B
Plaintext
config RISCV_NDS
|
|
bool
|
|
select ARCH_EARLY_INIT_R
|
|
imply CPU
|
|
imply CPU_RISCV
|
|
imply RISCV_TIMER
|
|
imply ANDES_PLIC if RISCV_MMODE
|
|
imply ANDES_PLMT if RISCV_MMODE
|
|
help
|
|
Run U-Boot on AndeStar V5 platforms and use some specific features
|
|
which are provided by Andes Technology AndeStar V5 families.
|
|
|
|
if RISCV_NDS
|
|
|
|
config RISCV_NDS_CACHE
|
|
bool "AndeStar V5 families specific cache support"
|
|
help
|
|
Provide Andes Technology AndeStar V5 families specific cache support.
|
|
|
|
endif
|