mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-26 21:03:44 +09:00
![Thomas Chou](/assets/img/avatar_default.png)
The nios2-io.h defines hardware registers and bits of several FPGA IP cores. It could be divided in to the specific drivers, including altera timer, altera sysid, altera uart and altera jtag uart. The altera pio and altera spi drivers use their own hardware definitions. The removal of nios2-io.h will help modularity and maintenance. Signed-off-by: Thomas Chou <thomas@wytron.com.tw>
61 lines
1.1 KiB
C
61 lines
1.1 KiB
C
/*
|
|
* (C) Copyright 2004, Psyent Corporation <www.psyent.com>
|
|
* Scott McNutt <smcnutt@psyent.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <nios2.h>
|
|
#include <asm/cache.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#if defined (CONFIG_SYS_NIOS_SYSID_BASE)
|
|
extern void display_sysid (void);
|
|
#endif /* CONFIG_SYS_NIOS_SYSID_BASE */
|
|
|
|
#ifdef CONFIG_DISPLAY_CPUINFO
|
|
int print_cpuinfo(void)
|
|
{
|
|
printf ("CPU : Nios-II\n");
|
|
#if !defined(CONFIG_SYS_NIOS_SYSID_BASE)
|
|
printf ("SYSID : <unknown>\n");
|
|
#else
|
|
display_sysid ();
|
|
#endif
|
|
return (0);
|
|
}
|
|
#endif /* CONFIG_DISPLAY_CPUINFO */
|
|
|
|
int do_reset(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
disable_interrupts();
|
|
/* indirect call to go beyond 256MB limitation of toolchain */
|
|
nios2_callr(CONFIG_SYS_RESET_ADDR);
|
|
return 0;
|
|
}
|
|
|
|
int dcache_status(void)
|
|
{
|
|
return 1;
|
|
}
|
|
|
|
void dcache_enable(void)
|
|
{
|
|
flush_dcache(CONFIG_SYS_DCACHE_SIZE, CONFIG_SYS_DCACHELINE_SIZE);
|
|
}
|
|
|
|
void dcache_disable(void)
|
|
{
|
|
flush_dcache(CONFIG_SYS_DCACHE_SIZE, CONFIG_SYS_DCACHELINE_SIZE);
|
|
}
|
|
|
|
int arch_cpu_init(void)
|
|
{
|
|
gd->cpu_clk = CONFIG_SYS_CLK_FREQ;
|
|
gd->ram_size = CONFIG_SYS_SDRAM_SIZE;
|
|
|
|
return 0;
|
|
}
|