mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-05 02:36:39 +09:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
174 lines
4.8 KiB
C
174 lines
4.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2010 Heiko Schocher <hs@denx.de>
|
|
*
|
|
* based on:
|
|
* Copyright (C) 2009 Ilya Yanok <yanok@emcraft.com>
|
|
*/
|
|
|
|
#ifndef __IMX27LITE_COMMON_CONFIG_H
|
|
#define __IMX27LITE_COMMON_CONFIG_H
|
|
|
|
/*
|
|
* SoC Configuration
|
|
*/
|
|
#define CONFIG_MX27
|
|
#define CONFIG_MX27_CLK32 32768 /* OSC32K frequency */
|
|
|
|
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
|
|
#define CONFIG_SETUP_MEMORY_TAGS 1
|
|
#define CONFIG_INITRD_TAG 1
|
|
|
|
/*
|
|
* Lowlevel configuration
|
|
*/
|
|
#define SDRAM_ESDCFG_REGISTER_VAL(cas) \
|
|
(ESDCFG_TRC(10) | \
|
|
ESDCFG_TRCD(3) | \
|
|
ESDCFG_TCAS(cas) | \
|
|
ESDCFG_TRRD(1) | \
|
|
ESDCFG_TRAS(5) | \
|
|
ESDCFG_TWR | \
|
|
ESDCFG_TMRD(2) | \
|
|
ESDCFG_TRP(2) | \
|
|
ESDCFG_TXP(3))
|
|
|
|
#define SDRAM_ESDCTL_REGISTER_VAL \
|
|
(ESDCTL_PRCT(0) | \
|
|
ESDCTL_BL | \
|
|
ESDCTL_PWDT(0) | \
|
|
ESDCTL_SREFR(3) | \
|
|
ESDCTL_DSIZ_32 | \
|
|
ESDCTL_COL10 | \
|
|
ESDCTL_ROW13 | \
|
|
ESDCTL_SDE)
|
|
|
|
#define SDRAM_ALL_VAL 0xf00
|
|
|
|
#define SDRAM_MODE_REGISTER_VAL 0x33 /* BL: 8, CAS: 3 */
|
|
#define SDRAM_EXT_MODE_REGISTER_VAL 0x1000000
|
|
|
|
#define MPCTL0_VAL 0x1ef15d5
|
|
|
|
#define SPCTL0_VAL 0x043a1c09
|
|
|
|
#define CSCR_VAL 0x33f08107
|
|
|
|
#define PCDR0_VAL 0x120470c3
|
|
#define PCDR1_VAL 0x03030303
|
|
#define PCCR0_VAL 0xffffffff
|
|
#define PCCR1_VAL 0xfffffffc
|
|
|
|
#define AIPI1_PSR0_VAL 0x20040304
|
|
#define AIPI1_PSR1_VAL 0xdffbfcfb
|
|
#define AIPI2_PSR0_VAL 0x07ffc200
|
|
#define AIPI2_PSR1_VAL 0xffffffff
|
|
|
|
/*
|
|
* Memory Info
|
|
*/
|
|
/* malloc() len */
|
|
#define CONFIG_SYS_MALLOC_LEN (0x10000 + 512 * 1024)
|
|
/* memtest start address */
|
|
#define CONFIG_SYS_MEMTEST_START 0xA0000000
|
|
#define CONFIG_SYS_MEMTEST_END 0xA1000000 /* 16MB RAM test */
|
|
#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
|
|
#define PHYS_SDRAM_1 0xA0000000 /* DDR Start */
|
|
#define PHYS_SDRAM_1_SIZE 0x08000000 /* DDR size 128MB */
|
|
|
|
/*
|
|
* Serial Driver info
|
|
*/
|
|
#define CONFIG_MXC_UART
|
|
#define CONFIG_MXC_UART_BASE UART1_BASE
|
|
|
|
/*
|
|
* Flash & Environment
|
|
*/
|
|
#define CONFIG_FLASH_CFI_DRIVER
|
|
#define CONFIG_SYS_FLASH_CFI
|
|
/* Use buffered writes (~10x faster) */
|
|
#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
|
|
/* Use hardware sector protection */
|
|
#define CONFIG_SYS_FLASH_PROTECTION 1
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of flash banks */
|
|
/* CS2 Base address */
|
|
#define PHYS_FLASH_1 0xc0000000
|
|
/* Flash Base for U-Boot */
|
|
#define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
|
|
#define CONFIG_SYS_MAX_FLASH_SECT (PHYS_FLASH_SIZE / \
|
|
CONFIG_SYS_FLASH_SECT_SZ)
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
|
|
#define CONFIG_SYS_MONITOR_LEN 0x40000 /* Reserve 256KiB */
|
|
#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
|
|
/* Address and size of Redundant Environment Sector */
|
|
#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
|
|
#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
|
|
|
|
/*
|
|
* Ethernet
|
|
*/
|
|
#define CONFIG_FEC_MXC
|
|
#define CONFIG_FEC_MXC_PHYADDR 0x1f
|
|
#define CONFIG_MII
|
|
|
|
/*
|
|
* MTD
|
|
*/
|
|
#define CONFIG_FLASH_CFI_MTD
|
|
#define CONFIG_MTD_DEVICE
|
|
|
|
/*
|
|
* NAND
|
|
*/
|
|
#define CONFIG_MXC_NAND_REGS_BASE 0xd8000000
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1
|
|
#define CONFIG_SYS_NAND_BASE 0xd8000000
|
|
#define CONFIG_JFFS2_NAND
|
|
#define CONFIG_MXC_NAND_HWECC
|
|
|
|
/*
|
|
* U-Boot general configuration
|
|
*/
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
/* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
|
|
|
|
#define CONFIG_LOADADDR 0xa0800000 /* loadaddr env var */
|
|
#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
|
|
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"netdev=eth0\0" \
|
|
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
|
"nfsroot=${serverip}:${rootpath}\0" \
|
|
"ramargs=setenv bootargs root=/dev/ram rw\0" \
|
|
"addip=setenv bootargs ${bootargs} " \
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
|
|
":${hostname}:${netdev}:off panic=1\0" \
|
|
"addtty=setenv bootargs ${bootargs}" \
|
|
" console=ttymxc0,${baudrate}\0" \
|
|
"addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
|
|
"addmisc=setenv bootargs ${bootargs}\0" \
|
|
"u-boot=" CONFIG_HOSTNAME "/u-boot.bin\0" \
|
|
"kernel_addr_r=a0800000\0" \
|
|
"bootfile=" CONFIG_HOSTNAME "/uImage\0" \
|
|
"rootpath=/opt/eldk-4.2-arm/arm\0" \
|
|
"net_nfs=tftp ${kernel_addr_r} ${bootfile};" \
|
|
"run nfsargs addip addtty addmtd addmisc;" \
|
|
"bootm\0" \
|
|
"bootcmd=run net_nfs\0" \
|
|
"load=tftp ${loadaddr} ${u-boot}\0" \
|
|
"update=protect off " __stringify(CONFIG_SYS_MONITOR_BASE) \
|
|
" +${filesize};era " __stringify(CONFIG_SYS_MONITOR_BASE)\
|
|
" +${filesize};cp.b ${fileaddr} " \
|
|
__stringify(CONFIG_SYS_MONITOR_BASE) " ${filesize}\0" \
|
|
"upd=run load update\0" \
|
|
"mtdids=" CONFIG_MTDIDS_DEFAULT "\0" \
|
|
"mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
|
|
|
|
/* additions for new relocation code, must be added to all boards */
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + 0x1000 - /* Fix this */ \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
#endif /* __IMX27LITE_COMMON_CONFIG_H */
|