mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-09-18 10:44:13 +09:00
ddfeb0aaf4
Clock Manager driver will be called to reconfigure all the clocks setting based on user input. The input are passed to Preloader through handoff files Signed-off-by: Chin Liang See <clsee@altera.com> Cc: Albert Aribaud <albert.u.boot@aribaud.net> Cc: Tom Rini <trini@ti.com> Cc: Wolfgang Denk <wd@denx.de> CC: Pavel Machek <pavel@denx.de> Cc: Dinh Nguyen <dinguyen@altera.com> Acked-by: Pavel Machek <pavel@denx.de>
19 lines
503 B
C
19 lines
503 B
C
/*
|
|
* Copyright (C) 2012 Altera Corporation <www.altera.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _SOCFPGA_BASE_ADDRS_H_
|
|
#define _SOCFPGA_BASE_ADDRS_H_
|
|
|
|
#define SOCFPGA_L3REGS_ADDRESS 0xff800000
|
|
#define SOCFPGA_UART0_ADDRESS 0xffc02000
|
|
#define SOCFPGA_UART1_ADDRESS 0xffc03000
|
|
#define SOCFPGA_OSC1TIMER0_ADDRESS 0xffd00000
|
|
#define SOCFPGA_CLKMGR_ADDRESS 0xffd04000
|
|
#define SOCFPGA_RSTMGR_ADDRESS 0xffd05000
|
|
#define SOCFPGA_SYSMGR_ADDRESS 0xffd08000
|
|
|
|
#endif /* _SOCFPGA_BASE_ADDRS_H_ */
|