mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-10 05:06:16 +09:00
495f3774be
Add Intel Edison board which is using U-Boot. The patch is based on work done by the following people (in alphabetical order): Aiden Park <aiden.park@intel.com> Dukjoon Jeon <dukjoon.jeon@intel.com> eric.park <eric.park@intel.com> Fabien Chereau <fabien.chereau@intel.com> Felipe Balbi <felipe.balbi@linux.intel.com> Scott D Phillips <scott.d.phillips@intel.com> Sebastien Colleur <sebastienx.colleur@intel.com> Steve Sakoman <steve.sakoman@intel.com> Vincent Tinelli <vincent.tinelli@intel.com> In case we're building for Intel Edison, we must have 4096 bytes of zeroes in the beginning on u-boot.bin. This is done in board/intel/edison/config.mk. First run sets hardware_id environment variable which is read from System Controller Unit (SCU). Serial number (serial# environment variable) is generated based on eMMC CID. MAC address on USB network interface is unique to the board but kept the same all over the time. Set mac address from U-Boot using following scheme: OUI = 02:00:86 next 3 bytes of MAC address set from eMMC serial number This allows to have a unique mac address across reboot and flashing. Signed-off-by: Vincent Tinelli <vincent.tinelli@intel.com> Signed-off-by: Felipe Balbi <felipe.balbi@linux.intel.com> Signed-off-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> [bmeng: Add MAINTAINERS file for Intel Edison board] Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
79 lines
2.7 KiB
Plaintext
79 lines
2.7 KiB
Plaintext
#
|
|
# Copyright (C) 2015, Bin Meng <bmeng.cn@gmail.com>
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
if VENDOR_INTEL
|
|
|
|
choice
|
|
prompt "Mainboard model"
|
|
optional
|
|
|
|
config TARGET_BAYLEYBAY
|
|
bool "Bayley Bay"
|
|
help
|
|
This is the Intel Bayley Bay Customer Reference Board. It contains an
|
|
Intel quad-core Atom Processor E3800 with dual-channel DDR3L SODIMM
|
|
4GB memory, HDMI/DP/VGA display, HD audio, SATA, USB2, USB3, SD, eMMC,
|
|
PCIe and some other sensor interfaces.
|
|
|
|
config TARGET_COUGARCANYON2
|
|
bool "Cougar Canyon 2"
|
|
help
|
|
This is the Intel Cougar Canyon 2 Customer Reference Board. It
|
|
is built on the Chief River platform with Intel Ivybridge Processor
|
|
and Panther Point chipset. The board has 4GB RAM, with some other
|
|
peripheral connectors for PCIe/SATA/USB2/USB3/LAN/UART/PS2/VGA/HDMI.
|
|
|
|
config TARGET_CROWNBAY
|
|
bool "Crown Bay"
|
|
help
|
|
This is the Intel Crown Bay Customer Reference Board. It contains
|
|
the Intel Atom Processor E6xx populated on the COM Express module
|
|
with 1GB DDR2 soldered down memory and a carrier board with the
|
|
Intel Platform Controller Hub EG20T, other system components and
|
|
peripheral connectors for PCIe/SATA/USB/LAN/SD/UART/Audio/LVDS.
|
|
|
|
config TARGET_EDISON
|
|
bool "Edison"
|
|
help
|
|
This is the Intel Edison Compute Module. It contains a dual core Intel
|
|
Atom Tangier CPU, 1 GB RAM integrated on package. There is also 4 GB
|
|
eMMC flash on board, Wi-Fi, Bluetooth 4 and USB controllers.
|
|
|
|
config TARGET_GALILEO
|
|
bool "Galileo"
|
|
help
|
|
This is the Intel Galileo board, which is the first in a family of
|
|
Arduino-certified development and prototyping boards based on Intel
|
|
architecture. It includes an Intel Quark SoC X1000 processor, a 32-bit
|
|
single-core, single-thread, Intel Pentium processor instrunction set
|
|
architecture (ISA) compatible, operating at speeds up to 400Mhz,
|
|
along with 256MB DDR3 memory. It supports a wide range of industry
|
|
standard I/O interfaces, including a full-sized mini-PCIe slot,
|
|
one 100Mb Ethernet port, a microSD card slot, a USB host port and
|
|
a USB client port.
|
|
|
|
config TARGET_MINNOWMAX
|
|
bool "Minnowboard MAX"
|
|
help
|
|
This is the Intel Minnowboard MAX. It contains an Atom E3800
|
|
processor in a small form factor with Ethernet, micro-SD, USB 2,
|
|
USB 3, SATA, serial console, some GPIOs and HDMI 1.3 video out.
|
|
It requires some binary blobs - see README.x86 for details.
|
|
|
|
Note that PCIE_ECAM_BASE is set up by the FSP so the value used
|
|
by U-Boot matches that value.
|
|
|
|
endchoice
|
|
|
|
source "board/intel/bayleybay/Kconfig"
|
|
source "board/intel/cougarcanyon2/Kconfig"
|
|
source "board/intel/crownbay/Kconfig"
|
|
source "board/intel/edison/Kconfig"
|
|
source "board/intel/galileo/Kconfig"
|
|
source "board/intel/minnowmax/Kconfig"
|
|
|
|
endif
|