mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 23:36:03 +09:00
c8b98482d8
Add both DRAM banks memory information and the corresponding MMU page table mappings. Signed-off-by: Bharat Kumar Reddy Gooty <bharat.gooty@broadcom.com> Signed-off-by: Rayagonda Kokatanur <rayagonda.kokatanur@broadcom.com> Reviewed-by: Simon Glass <sjg@chromium.org>
48 lines
1006 B
Plaintext
48 lines
1006 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2020 Broadcom
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/memory/bcm-ns3-mc.h>
|
|
|
|
/*
|
|
* Single mem reserve region which includes the following:
|
|
* Components name Start Addr Size
|
|
* ------------------------------------------------
|
|
* GIC LPI tables 0x8ad7_0000 0x0009_0000
|
|
* Nitro FW 0x8ae0_0000 0x0020_0000
|
|
* Nitro Crash dump 0x8b00_0000 0x0200_0000
|
|
* OPTEE OS 0x8d00_0000 0x0200_0000
|
|
* BL31 services 0x8f00_0000 0x0010_0000
|
|
* Tmon 0x8f10_0000 0x0000_1000
|
|
* LPM/reserved 0x8f10_1000 0x0000_1000
|
|
* ATF to Bl33 info 0x8f10_2000 0x0000_1000
|
|
* ATF error logs 0x8f10_3000 0x0001_0000
|
|
* Error log parser 0x8f11_3000 0x0010_0000
|
|
*/
|
|
|
|
/memreserve/ BCM_NS3_MEM_RSVE_START BCM_NS3_MEM_RSVE_END;
|
|
|
|
/* CRMU page tables */
|
|
/memreserve/ BCM_NS3_CRMU_PGT_START BCM_NS3_CRMU_PGT_SIZE;
|
|
|
|
#include "ns3.dtsi"
|
|
|
|
/ {
|
|
model = "NS3 model";
|
|
|
|
aliases {
|
|
serial0 = &uart1;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
};
|
|
|
|
&uart1 {
|
|
status = "okay";
|
|
};
|