mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 15:26:03 +09:00
abf2c68566
This adds a general board file based on MT8518 SoCs from MediaTek. Apart from the generic parts (cpu) we add some low level init codes and initialize the early clocks. This commit is adding the basic boot support for the MT8518 eMMC board. Signed-off-by: mingming lee <mingming.lee@mediatek.com> [trini: Migrate env location to defconfig, set ENV_IS_IN_MMC] Signeed-off-by: Tom Rini <trini@konsulko.com>
105 lines
1.8 KiB
Plaintext
105 lines
1.8 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0 OR MIT)
|
|
/*
|
|
* Copyright (C) 2019 MediaTek Inc.
|
|
* Author: Mingming Lee <mingming.lee@mediatek.com>
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <config.h>
|
|
#include "mt8518.dtsi"
|
|
|
|
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
model = "MT8518 AP1 EMMC";
|
|
|
|
chosen {
|
|
stdout-path = &uart0;
|
|
tick-timer = &timer0;
|
|
};
|
|
|
|
memory@40000000 {
|
|
device_type = "memory";
|
|
reg = <0x40000000 0x10000000>;
|
|
};
|
|
|
|
reg_1p8v: regulator-1p8v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-1.8V";
|
|
regulator-min-microvolt = <1800000>;
|
|
regulator-max-microvolt = <1800000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
|
|
reg_3p3v: regulator-3p3v {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "fixed-3.3V";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-boot-on;
|
|
regulator-always-on;
|
|
};
|
|
};
|
|
|
|
&mmc0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mmc0_pins_default>;
|
|
bus-width = <8>;
|
|
max-frequency = <200000000>;
|
|
cap-mmc-highspeed;
|
|
mmc-hs200-1_8v;
|
|
cap-mmc-hw-reset;
|
|
vmmc-supply = <®_3p3v>;
|
|
vqmmc-supply = <®_1p8v>;
|
|
non-removable;
|
|
status = "okay";
|
|
};
|
|
|
|
&pinctrl {
|
|
mmc0_pins_default: mmc0default {
|
|
mux {
|
|
function = "msdc";
|
|
groups = "msdc0";
|
|
};
|
|
|
|
conf-cmd-data {
|
|
pins = "MSDC0_CMD", "MSDC0_DAT0", "MSDC0_DAT1",
|
|
"MSDC0_DAT2", "MSDC0_DAT3", "MSDC0_DAT4",
|
|
"MSDC0_DAT5", "MSDC0_DAT6", "MSDC0_DAT7";
|
|
input-enable;
|
|
bias-pull-up;
|
|
};
|
|
|
|
conf-clk {
|
|
pins = "MSDC0_CLK";
|
|
bias-pull-down;
|
|
};
|
|
|
|
conf-rst {
|
|
pins = "MSDC0_RSTB";
|
|
bias-pull-up;
|
|
};
|
|
};
|
|
|
|
uart0_pins: uart0 {
|
|
mux {
|
|
function = "uart";
|
|
groups = "uart0_0_rxd_txd";
|
|
};
|
|
};
|
|
};
|
|
|
|
&uart0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&uart0_pins>;
|
|
status = "okay";
|
|
};
|
|
|
|
&watchdog0 {
|
|
status = "okay";
|
|
};
|