mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-06-09 15:26:03 +09:00
a7fdac7e2a
Includes DT definition for the following serdes protocols using various PHY cards: 85xx, 13xx, 65xx, 9999, 7777. Note that the default device tree for QDS now uses 85xx. Enabling any of the others requires patching the fsl-ls1028a-qds.dtsi file (the includes at the bottom of the file). The phy-handle is specified as a path rather than a label because it is possible to use the #include multiple times (meaning that more than one PHY riser card of one type is inserted), and therefore, there would be duplicate labels with the same name. LBRW means that the board needs lane B rework before using this dtsi. Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com> Signed-off-by: Vladimir Oltean <vladimir.oltean@nxp.com> Reviewed-by: Priyanka Jain <priyanka.jain@nxp.com>
21 lines
418 B
Plaintext
21 lines
418 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* NXP LS1028A-QDS device tree fragment for RCW 1xxx
|
|
*
|
|
* Copyright 2019-2021 NXP Semiconductors
|
|
*/
|
|
|
|
/*
|
|
* This setup is using a SCH-30842 card with AQR112 PHY in slot 1 for ENETC
|
|
* port 0 USXGMII.
|
|
*/
|
|
&slot1 {
|
|
#include "fsl-sch-30842.dtsi"
|
|
};
|
|
|
|
&enetc0 {
|
|
status = "okay";
|
|
phy-mode = "usxgmii";
|
|
phy-handle = <&{/i2c@2000000/fpga@66/mux-mdio@54/mdio@40/phy@02}>;
|
|
};
|