mirror of
https://github.com/brain-hackers/u-boot-brain
synced 2024-07-08 04:06:15 +09:00
422cb08acb
The Debug Server driver is responsible for loading the Debug server FW on the Service Processor (Cortex-A5 core) on LS2085A like SoCs and then polling for the successful initialization of the same. TOP MEM HIDE is adjusted to ensure the space required by Debug Server FW is accounted for. MC uses the DDR area which is calculated as: MC DDR region start = Top of DDR - area reserved by Debug Server FW Signed-off-by: Bhupesh Sharma <bhupesh.sharma@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
34 lines
1.1 KiB
Makefile
34 lines
1.1 KiB
Makefile
#
|
|
# (C) Copyright 2000-2007
|
|
# Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
#
|
|
# SPDX-License-Identifier: GPL-2.0+
|
|
#
|
|
|
|
obj-$(CONFIG_ALI152X) += ali512x.o
|
|
obj-$(CONFIG_DS4510) += ds4510.o
|
|
obj-$(CONFIG_CBMEM_CONSOLE) += cbmem_console.o
|
|
obj-$(CONFIG_CROS_EC) += cros_ec.o
|
|
obj-$(CONFIG_CROS_EC_LPC) += cros_ec_lpc.o
|
|
obj-$(CONFIG_CROS_EC_I2C) += cros_ec_i2c.o
|
|
obj-$(CONFIG_CROS_EC_SANDBOX) += cros_ec_sandbox.o
|
|
obj-$(CONFIG_CROS_EC_SPI) += cros_ec_spi.o
|
|
obj-$(CONFIG_FSL_DEBUG_SERVER) += fsl_debug_server.o
|
|
obj-$(CONFIG_FSL_IIM) += fsl_iim.o
|
|
obj-$(CONFIG_GPIO_LED) += gpio_led.o
|
|
obj-$(CONFIG_I2C_EEPROM) += i2c_eeprom.o
|
|
obj-$(CONFIG_FSL_MC9SDZ60) += mc9sdz60.o
|
|
obj-$(CONFIG_MXC_OCOTP) += mxc_ocotp.o
|
|
obj-$(CONFIG_MXS_OCOTP) += mxs_ocotp.o
|
|
obj-$(CONFIG_NS87308) += ns87308.o
|
|
obj-$(CONFIG_PDSP188x) += pdsp188x.o
|
|
ifdef CONFIG_DM_I2C
|
|
obj-$(CONFIG_SANDBOX) += i2c_eeprom_emul.o
|
|
endif
|
|
obj-$(CONFIG_SMSC_LPC47M) += smsc_lpc47m.o
|
|
obj-$(CONFIG_STATUS_LED) += status_led.o
|
|
obj-$(CONFIG_SANDBOX) += swap_case.o
|
|
obj-$(CONFIG_TWL4030_LED) += twl4030_led.o
|
|
obj-$(CONFIG_FSL_IFC) += fsl_ifc.o
|
|
obj-$(CONFIG_FSL_SEC_MON) += fsl_sec_mon.o
|